URL
https://opencores.org/ocsvn/raptor64/raptor64/trunk
[/] [raptor64/] [trunk/] [rtl/] [verilog/] [Raptor64_opcodes.v] - Diff between revs 48 and 52
Show entire file |
Details |
Blame |
View Log
| Rev 48 |
Rev 52 |
| Line 108... |
Line 108... |
`define SRAND1 6'd35
|
`define SRAND1 6'd35
|
`define SRAND2 6'd36
|
`define SRAND2 6'd36
|
`define INSNKEY 6'd37
|
`define INSNKEY 6'd37
|
`define PCHI 6'd62
|
`define PCHI 6'd62
|
`define PCHISTORIC 6'd63
|
`define PCHISTORIC 6'd63
|
|
`define MFSEG 6'd42
|
|
`define MTSEG 6'd43
|
|
`define MFSEGI 6'd44
|
`define OMG 6'd50
|
`define OMG 6'd50
|
`define CMG 6'd51
|
`define CMG 6'd51
|
`define OMGI 6'd52
|
`define OMGI 6'd52
|
`define CMGI 6'd53
|
`define CMGI 6'd53
|
`define EXEC 6'd58
|
`define EXEC 6'd58
|
| Line 128... |
Line 131... |
`define ANDC 6'd11
|
`define ANDC 6'd11
|
`define NAND 6'd12
|
`define NAND 6'd12
|
`define NOR 6'd13
|
`define NOR 6'd13
|
`define XNOR 6'd14
|
`define XNOR 6'd14
|
`define ORC 6'd15
|
`define ORC 6'd15
|
|
`define AVG 6'd19
|
`define MIN 6'd20
|
`define MIN 6'd20
|
`define MAX 6'd21
|
`define MAX 6'd21
|
`define MULU 6'd24
|
`define MULU 6'd24
|
`define MULS 6'd25
|
`define MULS 6'd25
|
`define DIVU 6'd26
|
`define DIVU 6'd26
|
| Line 141... |
Line 145... |
`define MOVZ 6'd30
|
`define MOVZ 6'd30
|
`define MOVNZ 6'd31
|
`define MOVNZ 6'd31
|
`define MOVPL 6'd32
|
`define MOVPL 6'd32
|
`define MOVMI 6'd33
|
`define MOVMI 6'd33
|
|
|
|
`define MTSEGI 6'd35
|
|
|
`define SHL 6'd40
|
`define SHL 6'd40
|
`define SHRU 6'd41
|
`define SHRU 6'd41
|
`define ROL 6'd42
|
`define ROL 6'd42
|
`define ROR 6'd43
|
`define ROR 6'd43
|
`define SHR 6'd44
|
`define SHR 6'd44
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.