OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [gui_plugin/] [MainWindow/] [ebreakhandler.cpp] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 39... Line 39...
        brList_ = *resp;
        brList_ = *resp;
        return;
        return;
    }
    }
    uint64_t br_addr = resp->to_uint64();
    uint64_t br_addr = resp->to_uint64();
    uint32_t br_instr = 0;
    uint32_t br_instr = 0;
    bool br_hw;
    uint64_t br_flags;
    for (unsigned i = 0; i < brList_.size(); i++) {
    for (unsigned i = 0; i < brList_.size(); i++) {
        const AttributeType &br = brList_[i];
        const AttributeType &br = brList_[i];
        if (br_addr == br[BrkList_address].to_uint64()) {
        if (br_addr == br[BrkList_address].to_uint64()) {
            br_instr = br[BrkList_instr].to_int();
            br_instr = br[BrkList_instr].to_int();
            br_hw = br[BrkList_hwflag].to_bool();
            br_flags = br[BrkList_flags].to_uint64();
            break;
            break;
        }
        }
    }
    }
    if (br_instr == 0) {
    if (br_instr == 0) {
        return;
        return;
    }
    }
    if (br_hw) {
    if (br_flags & BreakFlag_HW) {
        RISCV_sprintf(tstr, sizeof(tstr),
        RISCV_sprintf(tstr, sizeof(tstr),
                "write 0x%08" RV_PRI64 "x 8 0x%" RV_PRI64 "x",
                "write 0x%08" RV_PRI64 "x 8 0x%" RV_PRI64 "x",
                dsu_hw_br_, br_addr);
                dsu_hw_br_, br_addr);
    } else {
    } else {
        RISCV_sprintf(tstr, sizeof(tstr),
        RISCV_sprintf(tstr, sizeof(tstr),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.