URL
https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk
Show entire file |
Details |
Blame |
View Log
Rev 2 |
Rev 3 |
Line 12... |
Line 12... |
QHBoxLayout *layout = new QHBoxLayout;
|
QHBoxLayout *layout = new QHBoxLayout;
|
editor_ = new UartEditor(igui, this);
|
editor_ = new UartEditor(igui, this);
|
layout->addWidget(editor_);
|
layout->addWidget(editor_);
|
layout->setMargin(0);
|
layout->setMargin(0);
|
setLayout(layout);
|
setLayout(layout);
|
|
|
connect(this, SIGNAL(signalPostInit(AttributeType *)),
|
|
editor_, SLOT(slotPostInit(AttributeType *)));
|
|
}
|
|
|
|
void UartWidget::slotPostInit(AttributeType *cfg) {
|
|
emit signalPostInit(cfg);
|
|
}
|
}
|
|
|
} // namespace debugger
|
} // namespace debugger
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.