URL
https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk
Show entire file |
Details |
Blame |
View Log
Rev 3 |
Rev 4 |
Line 59... |
Line 59... |
|
|
uint64_t addr = (*args)[1].to_uint64();
|
uint64_t addr = (*args)[1].to_uint64();
|
AttributeType *mem_data, *asm_data;
|
AttributeType *mem_data, *asm_data;
|
AttributeType membuf, asmbuf;
|
AttributeType membuf, asmbuf;
|
if ((*args)[2].is_integer()) {
|
if ((*args)[2].is_integer()) {
|
// 4-bytes alignment
|
uint32_t sz = (*args)[2].to_uint32();
|
uint32_t sz = ((*args)[2].to_uint32() + 3) & ~0x3;
|
|
membuf.make_data(sz);
|
membuf.make_data(sz);
|
mem_data = &membuf;
|
mem_data = &membuf;
|
if (tap_->read(addr, sz, membuf.data()) == TAP_ERROR) {
|
if (tap_->read(addr, sz, membuf.data()) == TAP_ERROR) {
|
res->make_nil();
|
res->make_nil();
|
return;
|
return;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.