OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [libdbg64g/] [services/] [exec/] [cmd/] [cmd_regs.cpp] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 63... Line 63...
        RegsArrType regarr;
        RegsArrType regarr;
        uint8_t buf[sizeof(RegsArrType)];
        uint8_t buf[sizeof(RegsArrType)];
    } t1;
    } t1;
    DsuMapType *dsu = info_->getpDsu();
    DsuMapType *dsu = info_->getpDsu();
    uint64_t addr = reinterpret_cast<uint64_t>(dsu->ureg.v.iregs);
    uint64_t addr = reinterpret_cast<uint64_t>(dsu->ureg.v.iregs);
 
    addr &= 0xFFFFFFFFul;
    tap_->read(addr, 8 * soclst.size(), t1.buf);
    tap_->read(addr, 8 * soclst.size(), t1.buf);
 
 
 
    uint64_t idx;
    res->make_dict();
    res->make_dict();
    for (unsigned i = 0; i < soclst.size(); i++) {
    for (unsigned i = 0; i < soclst.size(); i++) {
        const char *name = soclst[i].to_string();
        const char *name = soclst[i].to_string();
        (*res)[name].make_uint64(t1.regarr.reg[i].val);
        if (strlen(name) == 0) {
 
            continue;
 
        }
 
        idx = (info_->reg2addr(name) - addr) / sizeof(uint64_t);
 
        (*res)[name].make_uint64(t1.regarr.reg[idx].val);
    }
    }
}
}
 
 
}  // namespace debugger
}  // namespace debugger
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.