OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [libdbg64g/] [services/] [exec/] [cmd/] [cmd_run.cpp] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 51... Line 51...
        tap_->write(addr_run_ctrl, 8, runctrl.buf);
        tap_->write(addr_run_ctrl, 8, runctrl.buf);
    } else if (args->size() == 2) {
    } else if (args->size() == 2) {
        runctrl.val = (*args)[1].to_uint64();
        runctrl.val = (*args)[1].to_uint64();
        tap_->write(addr_step_cnt, 8, runctrl.buf);
        tap_->write(addr_step_cnt, 8, runctrl.buf);
 
 
        DsuMapType::udbg_type::debug_region_type::control_reg ctrl;
        GenericCpuControlType ctrl;
        ctrl.val = 0;
        ctrl.val = 0;
        ctrl.bits.stepping = 1;
        ctrl.bits.stepping = 1;
        runctrl.val = ctrl.val;
        runctrl.val = ctrl.val;
        tap_->write(addr_run_ctrl, 8, runctrl.buf);
        tap_->write(addr_run_ctrl, 8, runctrl.buf);
    }
    }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.