URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [sysc_river_gui.json] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3	Rev 4
Line 12...	Line 12...
`['WidgetsConfig',{`	`['WidgetsConfig',{`
`'Serial':'port1',`	`'Serial':'port1',`
`'AutoComplete':'autocmd0',`	`'AutoComplete':'autocmd0',`
`'SocInfo':'info0',`	`'SocInfo':'info0',`
`'PollingMs':250,`	`'PollingMs':250,`
`'EventsLoopMs':10`	`'EventsLoopMs':10,`
	`'RegsViewWidget':{`
	`'RegList':[['ra', 's0', 'a0'],`
	`['sp', 's1', 'a1'],`
	`['gp', 's2', 'a2'],`
	`['tp', 's3', 'a3'],`
	`['' , 's4', 'a4'],`
	`['t0', 's5', 'a5'],`
	`['t1', 's6', 'a6'],`
	`['t2', 's7', 'a7'],`
	`['t3', 's8', ''],`
	`['t4', 's9', ''],`
	`['t5', 's10', 'pc'],`
	`['t6', 's11', 'npc']],`
	`'RegWidthBytes':8,`
	`}`
`}],`	`}],`
`['SocInfo','info0'],`	`['SocInfo','info0'],`
`['CommandExecutor','cmdexec0']`	`['CommandExecutor','cmdexec0']`
`]}]},`	`]}]},`
`{'Class':'EdclServiceClass','Instances':[`	`{'Class':'EdclServiceClass','Instances':[`
Line 40...	Line 55...
`['UartSim','uart0'],`	`['UartSim','uart0'],`
`['ComPortName','COM3'],`	`['ComPortName','COM3'],`
`['ComPortSpeed',115200]]}]},`	`['ComPortSpeed',115200]]}]},`
`{'Class':'ElfReaderServiceClass','Instances':[`	`{'Class':'ElfReaderServiceClass','Instances':[`
`{'Name':'loader0','Attr':[`	`{'Name':'loader0','Attr':[`
`['LogLevel',4]]}]},`	`['LogLevel',4],`
	`['SourceProc','src0']]}]},`
`{'Class':'ConsoleServiceClass','Instances':[`	`{'Class':'ConsoleServiceClass','Instances':[`
`{'Name':'console0','Attr':[`	`{'Name':'console0','Attr':[`
`['LogLevel',4],`	`['LogLevel',4],`
`['Enable',true],`	`['Enable',true],`
`['StepQueue','core0'],`	`['StepQueue','core0'],`
Line 75...	Line 91...
`{'Name':'info0','Attr':[`	`{'Name':'info0','Attr':[`
`['LogLevel',4],`	`['LogLevel',4],`
`['PnpBaseAddress',0xFFFFF000],`	`['PnpBaseAddress',0xFFFFF000],`
`['GpioBaseAddress',0x80000000],`	`['GpioBaseAddress',0x80000000],`
`['DsuBaseAddress',0x80080000],`	`['DsuBaseAddress',0x80080000],`
`['ListRegs',[['zero',8,0],['ra',8,1],['sp',8,2],['gp',8,3],`	`['ListRegs',[['zero',8,0x08000],['ra',8,0x08008],['sp',8,0x08010],['gp',8,0x08018],`
`['tp',8,4],['t0',8,5],['t1',8,6],['t2',8,7],`	`['tp',8,0x08020],['t0',8,0x08028],['t1',8,0x08030],['t2',8,0x08038],`
`['s0',8,8],['s1',8,9],['a0',8,10],['a1',8,11],`	`['s0',8,0x08040],['s1',8,0x08048],['a0',8,0x08050],['a1',8,0x08058],`
`['a2',8,12],['a3',8,13],['a4',8,14],['a5',8,15],`	`['a2',8,0x08060],['a3',8,0x08068],['a4',8,0x08070],['a5',8,0x08078],`
`['a6',8,16],['a7',8,17],['s2',8,18],['s3',8,19],`	`['a6',8,0x08080],['a7',8,0x08088],['s2',8,0x08090],['s3',8,0x08098],`
`['s4',8,20],['s5',8,21],['s6',8,22],['s7',8,23],`	`['s4',8,0x080A0],['s5',8,0x080A8],['s6',8,0x080B0],['s7',8,0x080B8],`
`['s8',8,24],['s9',8,25],['s10',8,26],['s11',8,27],`	`['s8',8,0x080C0],['s9',8,0x080C8],['s10',8,0x080D0],['s11',8,0x080D8],`
`['t3',8,28],['t4',8,29],['t5',8,30],['t6',8,31],`	`['t3',8,0x080E0],['t4',8,0x080E8],['t5',8,0x080F0],['t6',8,0x080F8],`
`['pc',8,32,'Instruction Pointer'],`	`['pc',8,0x08100,'Instruction Pointer'],`
`['npc',8,33,'Next IP']]],`	`['npc',8,0x08108,'Next IP']]],`
`['ListCSR',[`	`['ListCSR',[`
`['MISA',8,0xf10,'Architecture and supported set of instructions'],`	`['MISA',8,0xf10,'Architecture and supported set of instructions'],`
`['MVENDORID',8,0xf11,'Vecndor ID'],`	`['MVENDORID',8,0xf11,'Vecndor ID'],`
`['MARCHID',8,0xf12,'Architecture ID'],`	`['MARCHID',8,0xf12,'Architecture ID'],`
`['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],`	`['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],`
Line 105...	Line 121...
`]]]}]},`	`]]]}]},`
`{'Class':'SimplePluginClass','Instances':[`	`{'Class':'SimplePluginClass','Instances':[`
`{'Name':'example0','Attr':[`	`{'Name':'example0','Attr':[`
`['LogLevel',4],`	`['LogLevel',4],`
`['attr1','This is test attr value']]}]},`	`['attr1','This is test attr value']]}]},`
`{'Class':'SourceServiceClass','Instances':[`	`{'Class':'RiscvSourceServiceClass','Instances':[`
`{'Name':'src0','Attr':[`	`{'Name':'src0','Attr':[`
`['LogLevel',4]]}]},`	`['LogLevel',4]]}]},`
`{'Class':'GrethClass','Instances':[`	`{'Class':'GrethClass','Instances':[`
`{'Name':'greth0','Attr':[`	`{'Name':'greth0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['BaseAddress',0x80040000],`	`['BaseAddress',0x80040000],`
`['Length',0x40000],`	`['Length',0x40000],`
`['IrqLine',2],`	`['SysBusMasterID',2,'Hardcoded in VHDL'],`
`['IrqControl','irqctrl0'],`
`['IP',0x55667788],`	`['IP',0x55667788],`
`['MAC',0xfeedface00],`	`['MAC',0xfeedface00],`
`['Bus','axi0'],`	`['Bus','axi0'],`
`['Transport','udpboard']`	`['Transport','udpboard']`
`]}]},`	`]}]},`
Line 132...	Line 147...
`['FreqHz',60000000]`	`['FreqHz',60000000]`
`]}]},`	`]}]},`
`{'Class':'MemorySimClass','Instances':[`	`{'Class':'MemorySimClass','Instances':[`
`{'Name':'bootrom0','Attr':[`	`{'Name':'bootrom0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['InitFile','../../../rocket_soc/fw_images/bootimage.hex'],`	`['InitFile','../../../examples/boot/linuxbuild/bin/bootimage.hex'],`
`['ReadOnly',true],`	`['ReadOnly',true],`
`['BaseAddress',0x0],`	`['BaseAddress',0x0],`
`['Length',8192]`	`['Length',8192]`
`]}]},`	`]}]},`
`{'Class':'MemorySimClass','Instances':[`	`{'Class':'MemorySimClass','Instances':[`
`{'Name':'fwimage0','Attr':[`	`{'Name':'fwimage0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['InitFile','../../../rocket_soc/fw_images/fwimage.hex'],`	`['InitFile','../../../examples/zephyr/gcc711/zephyr.hex'],`
`['ReadOnly',true],`	`['ReadOnly',true],`
`['BaseAddress',0x00100000],`	`['BaseAddress',0x00100000],`
`['Length',0x40000]`	`['Length',0x40000]`
`]}]},`	`]}]},`
`{'Class':'MemorySimClass','Instances':[`	`{'Class':'MemorySimClass','Instances':[`
`{'Name':'sram0','Attr':[`	`{'Name':'sram0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['InitFile','../../../rocket_soc/fw_images/fwimage.hex'],`	`['InitFile','../../../examples/zephyr/gcc711/zephyr.hex'],`
`['ReadOnly',false],`	`['ReadOnly',false],`
`['BaseAddress',0x10000000],`	`['BaseAddress',0x10000000],`
`['Length',0x80000]`	`['Length',0x80000]`
`]}]},`	`]}]},`
`{'Class':'GPIOClass','Instances':[`	`{'Class':'GPIOClass','Instances':[`
Line 165...	Line 180...
`{'Class':'UARTClass','Instances':[`	`{'Class':'UARTClass','Instances':[`
`{'Name':'uart0','Attr':[`	`{'Name':'uart0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['BaseAddress',0x80001000],`	`['BaseAddress',0x80001000],`
`['Length',4096],`	`['Length',4096],`
`['IrqLine',1],`	`['IrqControl',['irqctrl0','irq1']],`
`['IrqControl','irqctrl0']`	`['AutoTestEna',false,'Enable/Disable automatic test input via serial interface'],`
	`['TestCases',[[22095,'s'],`
	`[22548,'et'],`
	`[24345,'_mo'],`
	`[25778,'dul'],`
	`[28997,'e s'],`
	`[31597,'oc'],`
	`[32597,'\r\n'],`
	`[48597,'dhr'],`
	`[49597,'y\r\n']]]`

`]}]},`	`]}]},`
`{'Class':'IrqControllerClass','Instances':[`	`{'Class':'IrqControllerClass','Instances':[`
`{'Name':'irqctrl0','Attr':[`	`{'Name':'irqctrl0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['BaseAddress',0x80002000],`	`['BaseAddress',0x80002000],`
Line 190...	Line 215...
`{'Class':'GNSSStubClass','Instances':[`	`{'Class':'GNSSStubClass','Instances':[`
`{'Name':'gnss0','Attr':[`	`{'Name':'gnss0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['BaseAddress',0x80003000],`	`['BaseAddress',0x80003000],`
`['Length',4096],`	`['Length',4096],`
`['IrqLine',5],`	`['IrqControl',['irqctrl0','irq5']],`
`['IrqControl','irqctrl0'],`
`['ClkSource','core0']`	`['ClkSource','core0']`
`]}]},`	`]}]},`
`{'Class':'RfControllerClass','Instances':[`	`{'Class':'RfControllerClass','Instances':[`
`{'Name':'rfctrl0','Attr':[`	`{'Name':'rfctrl0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
Line 205...	Line 229...
`{'Class':'GPTimersClass','Instances':[`	`{'Class':'GPTimersClass','Instances':[`
`{'Name':'gptmr0','Attr':[`	`{'Name':'gptmr0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
`['BaseAddress',0x80005000],`	`['BaseAddress',0x80005000],`
`['Length',4096],`	`['Length',4096],`
`['IrqLine',3],`	`['IrqControl',['irqctrl0','irq3']],`
`['IrqControl','irqctrl0'],`
`['ClkSource','core0']`	`['ClkSource','core0']`
`]}]},`	`]}]},`
`{'Class':'FseV2Class','Instances':[`	`{'Class':'FseV2Class','Instances':[`
`{'Name':'fsegps0','Attr':[`	`{'Name':'fsegps0','Attr':[`
`['LogLevel',1],`	`['LogLevel',1],`
Line 226...	Line 249...
`['AdcDetector',0xff]`	`['AdcDetector',0xff]`
`]}]},`	`]}]},`
`{'Class':'BusClass','Instances':[`	`{'Class':'BusClass','Instances':[`
`{'Name':'axi0','Attr':[`	`{'Name':'axi0','Attr':[`
`['LogLevel',3],`	`['LogLevel',3],`
	`['DSU','dsu0'],`
`['MapList',['bootrom0','fwimage0','sram0','gpio0',`	`['MapList',['bootrom0','fwimage0','sram0','gpio0',`
`'uart0','irqctrl0','gnss0','gptmr0',`	`'uart0','irqctrl0','gnss0','gptmr0',`
`'pnp0','dsu0','greth0','rfctrl0','fsegps0']]`	`'pnp0','dsu0','greth0','rfctrl0','fsegps0']]`
`]}]},`	`]}]},`
	`{'Class':'HardResetClass','Instances':[`
	`{'Name':'reset0','Attr':[`
	`['LogLevel',4],`
	`['ResetDevices',[`
	`'core0'`
	`]]`
	`]}]},`
`{'Class':'BoardSimClass','Instances':[`	`{'Class':'BoardSimClass','Instances':[`
`{'Name':'boardsim','Attr':[`	`{'Name':'boardsim','Attr':[`
`['LogLevel',1]`	`['LogLevel',1]`
`]}]}`	`]}]}`
`]`	`]`

Browse

Tools

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [sysc_river_gui.json] - Diff between revs 3 and 4