URL
https://opencores.org/ocsvn/sd_card_controller/sd_card_controller/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 7 |
Rev 8 |
Line 5... |
Line 5... |
The Wishbone SD Card Controller IP Core is MMC/SD communication controller designed to be
|
The Wishbone SD Card Controller IP Core is MMC/SD communication controller designed to be
|
used in a System-on-Chip. IP core provides simple interface for any CPU with Wishbone
|
used in a System-on-Chip. IP core provides simple interface for any CPU with Wishbone
|
bus. The communication between the MMC/SD card controller and MMC/SD card is performed
|
bus. The communication between the MMC/SD card controller and MMC/SD card is performed
|
according to the MMC/SD protocol.
|
according to the MMC/SD protocol.
|
|
|
|
Introduction
|
|
------------
|
|
This core is based on the "sd card controller" project from
|
|
http://opencores.org/project,sdcard_mass_storage_controller
|
|
but has been largely rewritten. A lot of effort has been made
|
|
to make the core more generic and easily usable
|
|
with OSs like Linux.
|
|
- data transfer commands are not fixed
|
|
- data transfer block size is configurable
|
|
- multiple block transfer support
|
|
- R2 responses (136 bit) support
|
|
|
Features
|
Features
|
--------
|
--------
|
|
|
The MMC/SD card controller provides following features:
|
The MMC/SD card controller provides following features:
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.