URL
https://opencores.org/ocsvn/sd_card_controller/sd_card_controller/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 3 |
Rev 8 |
| Line 4... |
Line 4... |
//// ////
|
//// ////
|
//// monostable_domain_cross.v ////
|
//// monostable_domain_cross.v ////
|
//// ////
|
//// ////
|
//// This file is part of the WISHBONE SD Card ////
|
//// This file is part of the WISHBONE SD Card ////
|
//// Controller IP Core project ////
|
//// Controller IP Core project ////
|
//// http://www.opencores.org/cores/xxx/ ////
|
//// http://opencores.org/project,sd_card_controller ////
|
//// ////
|
//// ////
|
//// Description ////
|
//// Description ////
|
//// Clock synchronisation beetween two clock domains. ////
|
//// Clock synchronisation beetween two clock domains. ////
|
//// Assumption is that input signal duration is always ////
|
//// Assumption is that input signal duration is always ////
|
//// one clk_a clock period. If that is true output signal ////
|
//// one clk_a clock period. If that is true output signal ////
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
