?rev1line? |
?rev2line? |
|
// SDHC-SC-Core
|
|
// Secure Digital High Capacity Self Configuring Core
|
|
//
|
|
// (C) Copyright 2010, Rainer Kastl
|
|
// All rights reserved.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions are met:
|
|
// * Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
// * Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the distribution.
|
|
// * Neither the name of the nor the
|
|
// names of its contributors may be used to endorse or promote products
|
|
// derived from this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
|
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
// DISCLAIMED. IN NO EVENT SHALL BE LIABLE FOR ANY
|
|
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
|
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
|
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
//
|
|
// File : SdWb.sv
|
|
// Owner : Rainer Kastl
|
|
// Description : SD Wishbone constants for SystemVerilog
|
|
// Links :
|
|
//
|
|
|
|
`ifndef SDWB_SV
|
|
`define SDWB_SV
|
|
|
|
`include "WbTransaction.sv";
|
|
|
|
const WbData cOperationRead = 'h00000001;
|
|
const WbData cOperationWrite = 'h00000010;
|
|
|
|
const WbAddr cOperationAddr = 'b000;
|
|
const WbAddr cStartAddrAddr = 'b001;
|
|
const WbAddr cEndAddrAddr = 'b010;
|
|
const WbAddr cReadDataAddr = 'b011;
|
|
const WbAddr cWriteDataAddr = 'b100;
|
|
|
|
`endif
|
|
|
