| Line 3... |
Line 3... |
module mAltA5GXlvds (
|
module mAltA5GXlvds (
|
input i_SerRx,
|
input i_SerRx,
|
output o_SerTx,
|
output o_SerTx,
|
|
|
input i_RefClk125M,
|
input i_RefClk125M,
|
output o_CoreClk,
|
output o_RxClk,
|
|
output o_TxClk,
|
input i_GxBPwrDwn,
|
input i_GxBPwrDwn,
|
input i_XcverDigitalRst,
|
input i_XcverDigitalRst,
|
output o_PllLocked,
|
output o_PllLocked,
|
|
|
output o_SignalDetect,
|
output o_SignalDetect,
|
| Line 37... |
Line 38... |
.i_ForceDisparity (i_TxForceNegDisp),
|
.i_ForceDisparity (i_TxForceNegDisp),
|
.i_Disparity (~i_TxForceNegDisp), //1 is positive, 0 is negative
|
.i_Disparity (~i_TxForceNegDisp), //1 is positive, 0 is negative
|
.o10_Dout (w10_txdata), //abcdeifghj
|
.o10_Dout (w10_txdata), //abcdeifghj
|
.o_Rd (o_RunningDisparity),
|
.o_Rd (o_RunningDisparity),
|
.o_KErr (),
|
.o_KErr (),
|
.i_Clk (w_RxClk),
|
.i_Clk (w_TxClk),
|
.i_ARst_L (~i_XcverDigitalRst));
|
.i_ARst_L (~i_XcverDigitalRst));
|
|
|
mDec8b10bMem u8b10bDec(
|
mDec8b10bMem u8b10bDec(
|
.o8_Dout (o8_RxCodeGroup), //HGFEDCBA
|
.o8_Dout (o8_RxCodeGroup), //HGFEDCBA
|
.o_Kout (o_RxCodeCtrl),
|
.o_Kout (o_RxCodeCtrl),
|
| Line 89... |
Line 90... |
.tx_inclock (w_TxSerClk),
|
.tx_inclock (w_TxSerClk),
|
.tx_enable (w_TxEnClk),
|
.tx_enable (w_TxEnClk),
|
.tx_out (o_SerTx));
|
.tx_out (o_SerTx));
|
|
|
mAltLvdsPll uAltTxPll(
|
mAltLvdsPll uAltTxPll(
|
.refclk (w_RxClk), // refclk.clk
|
.refclk (i_RefClk125M), // refclk.clk
|
.rst (w_PorRst), // reset.reset
|
.rst (w_PorRst), // reset.reset
|
.outclk_0 (w_TxSerClk), // outclk0.clk
|
.outclk_0 (w_TxSerClk), // outclk0.clk
|
.outclk_1 (w_TxEnClk), // outclk1.clk
|
.outclk_1 (w_TxEnClk), // outclk1.clk
|
.outclk_2 (w_TxClk), // outclk2.clk
|
.outclk_2 (w_TxClk), // outclk2.clk
|
.locked (w_TxLocked) // locked.export
|
.locked (w_TxLocked) // locked.export
|
);
|
);
|
|
|
|
reg [9:0] r10_txdata0;
|
always@(posedge w_TxClk)
|
always@(posedge w_TxClk)
|
r10_txdata <= w10_txdata;
|
r10_txdata <= w10_txdata;
|
|
|
assign o_CoreClk = w_RxClk;
|
assign o_RxClk = w_RxClk;
|
|
assign o_TxClk = w_TxClk;
|
|
|
reg [7:0] r8_PorTmr;
|
reg [7:0] r8_PorTmr;
|
assign w_PorRst = ~(&r8_PorTmr);
|
assign w_PorRst = ~(&r8_PorTmr);
|
always@(posedge i_RefClk125M)
|
always@(posedge i_RefClk125M)
|
begin
|
begin
|
