OpenCores
URL https://opencores.org/ocsvn/simpcon/simpcon/trunk

Subversion Repositories simpcon

[/] [simpcon/] [trunk/] [vhdl/] [sc2ahbsl.vhd] - Diff between revs 26 and 29

Show entire file | Details | Blame | View Log

Rev 26 Rev 29
Line 1... Line 1...
--
--
 
--
 
--  This file is a part of JOP, the Java Optimized Processor
 
--
 
--  Copyright (C) 2001-2008, Martin Schoeberl (martin@jopdesign.com)
 
--
 
--  This program is free software: you can redistribute it and/or modify
 
--  it under the terms of the GNU General Public License as published by
 
--  the Free Software Foundation, either version 3 of the License, or
 
--  (at your option) any later version.
 
--
 
--  This program is distributed in the hope that it will be useful,
 
--  but WITHOUT ANY WARRANTY; without even the implied warranty of
 
--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 
--  GNU General Public License for more details.
 
--
 
--  You should have received a copy of the GNU General Public License
 
--  along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
--
 
 
 
 
 
--
--      sc2ahbsl.vhd
--      sc2ahbsl.vhd
--
--
--      SimpCon to AMBA bridge
--      SimpCon to AMBA bridge
--
--
--      Author: Martin Schoeberl        martin@jopdesign.com
--      Author: Martin Schoeberl        martin@jopdesign.com
Line 53... Line 74...
--      some defaults
--      some defaults
--
--
        ahbsi.hsel(1 to NAHBSLV-1) <= (others => '0');   -- we use only slave 0
        ahbsi.hsel(1 to NAHBSLV-1) <= (others => '0');   -- we use only slave 0
        ahbsi.hsel(0) <= scmo.rd or scmo.wr;                     -- slave select
        ahbsi.hsel(0) <= scmo.rd or scmo.wr;                     -- slave select
        -- do we need to store the addrsss in a register?
        -- do we need to store the addrsss in a register?
        ahbsi.haddr(MEM_ADDR_SIZE-1+2 downto 2) <= scmo.address;        -- address bus (byte)
        ahbsi.haddr(SC_ADDR_SIZE-1+2 downto 2) <= scmo.address; -- address bus (byte)
        ahbsi.haddr(1 downto 0) <= (others => '0');
        ahbsi.haddr(1 downto 0) <= (others => '0');
        ahbsi.haddr(31 downto MEM_ADDR_SIZE+2) <= (others => '0');
        ahbsi.haddr(31 downto SC_ADDR_SIZE+2) <= (others => '0');
        ahbsi.hwrite <= scmo.wr;                                                -- read/write
        ahbsi.hwrite <= scmo.wr;                                                -- read/write
        ahbsi.htrans <= HTRANS_NONSEQ;                                  -- transfer type
        ahbsi.htrans <= HTRANS_NONSEQ;                                  -- transfer type
        ahbsi.hsize <= "010";                                                   -- transfer size 32 bits
        ahbsi.hsize <= "010";                                                   -- transfer size 32 bits
        ahbsi.hburst <= HBURST_SINGLE;                                  -- burst type
        ahbsi.hburst <= HBURST_SINGLE;                                  -- burst type
        ahbsi.hwdata <= reg_wr_data;                                    -- write data bus
        ahbsi.hwdata <= reg_wr_data;                                    -- write data bus

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.