OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [rtl/] [xml/] [adv_dbg_if_jtag_i.xml] - Diff between revs 131 and 135

Show entire file | Details | Blame | View Log

Rev 131 Rev 135
Line 25... Line 25...
//   You should have received a copy of the GNU Lesser General            //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
//                                                                        //
-->
-->
 
 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
 
opencores.org
opencores.org
adv_debug_sys
adv_debug_sys
adv_dbg_if
adv_dbg_if
jtag_i  default
jtag_i
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 jtag
 jtag
  
 
  
  
    
      
 
 
 
    
 
 
      
      
        test_logic_reset
        test_logic_reset
        rst_i
        rst_i
        wire
        wire
        
        
      
      
 
 
      
      
        capture_dr
        capture_dr
        
        
        capture_dr_i
        capture_dr_i
        wire
        wire
        
        
      
      
 
 
      
      
        shift_dr
        shift_dr
        
        
        shift_dr_i
        shift_dr_i
        wire
        wire
        
        
      
      
 
 
 
 
      
      
        update_dr
        update_dr
        
        
        update_dr_i
        update_dr_i
        wire
        wire
        
        
      
      
 
 
 
 
      
      
        tdi
        tdi
        tdi_i
        tdi_i
       wire
       wire
      
      
      
      
 
 
      
      
      tdo
      tdo
      
      
      tdo_o
      tdo_o
      reg
      reg
      
      
      
      
 
 
      
      
      select
      select
      
      
      debug_select_i
      debug_select_i
      
      
      
      
 
 
      
      
      clk
      clk
      
      
      tck_i
      tck_i
      
      
      
      
 
 
    
    
 
 
 
 
 
        
 
      
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
       
 
 
 
 
 
 
 
 
 
      
 
 
 
 
 
 
       
 
 
 
 
 
 
 
 
 
 
 
      
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.