URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
Rev 133 |
Rev 135 |
Line 4... |
Line 4... |
// Generated File Do Not EDIT //
|
// Generated File Do Not EDIT //
|
// //
|
// //
|
// ./tools/verilog/gen_tb -vendor opencores.org -library adv_debug_sys -component adv_dbg_if -version wb_cpu2_jsp //
|
// ./tools/verilog/gen_tb -vendor opencores.org -library adv_debug_sys -component adv_dbg_if -version wb_cpu2_jsp //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
opencores.org
|
opencores.org
|
adv_debug_sys
|
adv_debug_sys
|
adv_dbg_if
|
adv_dbg_if
|
wb_cpu2_jsp_duth.design
|
wb_cpu2_jsp_duth.design
|
|
|
|
|
|
|
capture_dr_i
|
capture_dr_i
|
|
|
|
|
|
|
|
|
|
|
cpu0_ack_i
|
cpu0_ack_i
|
|
|
|
|
|
|
|
|
|
|
cpu0_addr_o
|
cpu0_addr_o
|
|
|
|
|
|
|
|
|
|
|
cpu0_bp_i
|
cpu0_bp_i
|
|
|
|
|
|
|
|
|
|
|
cpu0_clk_i
|
cpu0_clk_i
|
|
|
|
|
|
|
|
|
|
|
cpu0_data_i
|
cpu0_data_i
|
|
|
|
|
|
|
|
|
|
|
cpu0_data_o
|
cpu0_data_o
|
|
|
|
|
|
|
|
|
|
|
cpu0_rst_o
|
cpu0_rst_o
|
|
|
|
|
|
|
|
|
|
|
cpu0_stall_o
|
cpu0_stall_o
|
|
|
|
|
|
|
|
|
|
|
cpu0_stb_o
|
cpu0_stb_o
|
|
|
|
|
|
|
|
|
|
|
cpu0_we_o
|
cpu0_we_o
|
|
|
|
|
|
|
|
|
|
|
cpu1_ack_i
|
cpu1_ack_i
|
|
|
|
|
|
|
|
|
|
|
cpu1_addr_o
|
cpu1_addr_o
|
|
|
|
|
|
|
|
|
|
|
cpu1_bp_i
|
cpu1_bp_i
|
|
|
|
|
|
|
|
|
|
|
cpu1_clk_i
|
cpu1_clk_i
|
|
|
|
|
|
|
|
|
|
|
cpu1_data_i
|
cpu1_data_i
|
|
|
|
|
|
|
|
|
|
|
cpu1_data_o
|
cpu1_data_o
|
|
|
|
|
|
|
|
|
|
|
cpu1_rst_o
|
cpu1_rst_o
|
|
|
|
|
|
|
|
|
|
|
cpu1_stall_o
|
cpu1_stall_o
|
|
|
|
|
|
|
|
|
|
|
cpu1_stb_o
|
cpu1_stb_o
|
|
|
|
|
|
|
|
|
|
|
cpu1_we_o
|
cpu1_we_o
|
|
|
|
|
|
|
|
|
|
|
debug_select_i
|
debug_select_i
|
|
|
|
|
|
|
|
|
|
|
int_o
|
int_o
|
|
|
|
|
|
|
|
|
|
|
rst_i
|
rst_i
|
|
|
|
|
|
|
|
|
|
|
shift_dr_i
|
shift_dr_i
|
|
|
|
|
|
|
|
|
|
|
tck_i
|
tck_i
|
|
|
|
|
|
|
|
|
|
|
tdi_i
|
tdi_i
|
|
|
|
|
|
|
|
|
|
|
tdo_o
|
tdo_o
|
|
|
|
|
|
|
|
|
|
|
update_dr_i
|
update_dr_i
|
|
|
|
|
|
|
|
|
|
|
wb_ack_i
|
wb_ack_i
|
|
|
|
|
|
|
|
|
|
|
wb_adr_o
|
wb_adr_o
|
|
|
|
|
|
|
|
|
|
|
wb_bte_o
|
wb_bte_o
|
|
|
|
|
|
|
|
|
|
|
wb_cab_o
|
wb_cab_o
|
|
|
|
|
|
|
|
|
|
|
wb_clk_i
|
wb_clk_i
|
|
|
|
|
|
|
|
|
|
|
wb_cti_o
|
wb_cti_o
|
|
|
|
|
|
|
|
|
|
|
wb_cyc_o
|
wb_cyc_o
|
|
|
|
|
|
|
|
|
|
|
wb_dat_i
|
wb_dat_i
|
|
|
|
|
|
|
|
|
|
|
wb_dat_o
|
wb_dat_o
|
|
|
|
|
|
|
|
|
|
|
wb_err_i
|
wb_err_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_ack_o
|
wb_jsp_ack_o
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_adr_i
|
wb_jsp_adr_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_bte_i
|
wb_jsp_bte_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_cab_i
|
wb_jsp_cab_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_cti_i
|
wb_jsp_cti_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_cyc_i
|
wb_jsp_cyc_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_dat_i
|
wb_jsp_dat_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_dat_o
|
wb_jsp_dat_o
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_err_o
|
wb_jsp_err_o
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_sel_i
|
wb_jsp_sel_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_stb_i
|
wb_jsp_stb_i
|
|
|
|
|
|
|
|
|
|
|
wb_jsp_we_i
|
wb_jsp_we_i
|
|
|
|
|
|
|
|
|
|
|
wb_rst_i
|
wb_rst_i
|
|
|
|
|
|
|
|
|
|
|
wb_sel_o
|
wb_sel_o
|
|
|
|
|
|
|
|
|
|
|
wb_stb_o
|
wb_stb_o
|
|
|
|
|
|
|
|
|
|
|
wb_we_o
|
wb_we_o
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
dut
|
dut
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.