URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 124 |
Rev 126 |
Line 148... |
Line 148... |
if (system($cmd)) {}
|
if (system($cmd)) {}
|
$cmd ="rm a.out \n";
|
$cmd ="rm a.out \n";
|
if (system($cmd)) {}
|
if (system($cmd)) {}
|
|
|
chdir $home;
|
chdir $home;
|
|
}
|
|
|
|
|
|
|
|
foreach my $i_name ($sogen_file->findnodes("//socgen:componentConfiguration/socgen:sim/socgen:verilator/socgen:test/socgen:name"))
|
|
{
|
|
my($sim_name) = $i_name ->findnodes('./text()')->to_literal ;
|
|
my($sim_configuration) = $i_name ->findnodes('../socgen:configuration/text()')->to_literal ;
|
|
my($sim_variant) = $i_name ->findnodes('../socgen:variant/text()')->to_literal ;
|
|
print " VSIMs $sim_name $sim_configuration $sim_variant ";
|
|
chdir ".${work_site}/${vendor}__${project}/ip/${component}/sim/verilator/${sim_name}";
|
|
$cmd ="make verilator\n";
|
|
if (system($cmd)) {}
|
|
chdir $home;
|
}
|
}
|
|
|
}
|
}
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.