OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [sys/] [workspace] - Diff between revs 128 and 130

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 128 Rev 130
Line 131... Line 131...
 
 
 
 
my $path  = "${home}${prefix}/${vendor}__${project}/children";
my $path  = "${home}${prefix}/${vendor}__${project}/children";
mkdir $path,0755          unless( -e $path );
mkdir $path,0755          unless( -e $path );
 
 
 
my @components =       yp::lib::find_components($vendor,$project);
 
 
my @components =       yp::lib::find_components("socgen:componentConfiguration",$vendor,$project);
 
foreach my $component (@components)
foreach my $component (@components)
   {
   {
   my $parser = XML::LibXML->new();
   my $parser = XML::LibXML->new();
 
   print " $vendor,$project,$component  \n";
   my $sogen_file     = $parser->parse_file(yp::lib::find_socgen("socgen:componentConfiguration",$vendor,$project,$component));
   my $socgen_file     = $parser->parse_file(yp::lib::find_componentConfiguration($vendor,$project,$component));
   my @versions =       yp::lib::find_versions("spirit:component",$vendor,$project,$component);
   my @versions =       yp::lib::find_component_versions($vendor,$project,$component);
 
 
   foreach $comp_version (@versions)
   foreach $comp_version (@versions)
     {
     {
     $cmd ="./tools/sys/soc_link_child -prefix $prefix -vendor $vendor -project $project  -component $component -version $comp_version $projects_dir  \n";
     $cmd ="./tools/sys/soc_link_child -prefix $prefix -vendor $vendor -project $project  -component $component -version $comp_version $projects_dir  \n";
     if (system($cmd)) {}
     if (system($cmd)) {}
     }
     }
 
 
   print "Linking simulations for  $vendor  $project  $component      \n";
   print "Linking simulations for  $vendor  $project  $component      \n";
 
 
   foreach  my   $i_name ($sogen_file->findnodes("//socgen:sim/socgen:testbenches/socgen:testbench/socgen:version"))
   foreach  my   $i_name ($socgen_file->findnodes("//socgen:sim/socgen:testbenches/socgen:testbench/socgen:version"))
      {
      {
 
 
      my($tb_version)  = $i_name ->findnodes('./text()')->to_literal ;
      my($tb_version)  = $i_name ->findnodes('./text()')->to_literal ;
 
 
      $cmd ="./tools/sys/soc_link_child -prefix $prefix -vendor ${vendor}  -project $project  -component $component       -version $tb_version  $projects_dir  \n";
      $cmd ="./tools/sys/soc_link_child -prefix $prefix -vendor ${vendor}  -project $project  -component $component       -version $tb_version  $projects_dir  \n";
Line 171... Line 169...
 
 
   print "Linking synthesys targets for  $vendor  $project  $component      \n";
   print "Linking synthesys targets for  $vendor  $project  $component      \n";
   my $lib_comp_sep    = yp::lib::find_lib_comp_sep($vendor,$project,$component);
   my $lib_comp_sep    = yp::lib::find_lib_comp_sep($vendor,$project,$component);
 
 
 
 
   foreach  my   $i_name ($sogen_file->findnodes("//socgen:syn/socgen:ise/socgen:variant"))
   foreach  my   $i_name ($socgen_file->findnodes("//socgen:syn/socgen:ise/socgen:variant"))
      {
      {
      my($chip_name)  = $i_name ->findnodes('./text()')->to_literal ;
      my($chip_name)  = $i_name ->findnodes('./text()')->to_literal ;
      my($chip_target)  = $i_name ->findnodes('../socgen:target/socgen:library/text()')->to_literal ;
      my($chip_target)  = $i_name ->findnodes('../socgen:target/socgen:library/text()')->to_literal ;
      my($chip_part)  = $i_name ->findnodes('../socgen:target/socgen:part/text()')->to_literal ;
      my($chip_part)  = $i_name ->findnodes('../socgen:target/socgen:part/text()')->to_literal ;
      $outfile ="${home}${prefix}/${vendor}__${project}${lib_comp_sep}/${component}/syn/ise/${chip_name}/Makefile";
      $outfile ="${home}${prefix}/${vendor}__${project}${lib_comp_sep}${component}/syn/ise/${chip_name}/Makefile";
      open  MAKSYNFILE,">$outfile" or die "unable to open $outfile";
      open  MAKSYNFILE,">$outfile" or die "unable to open $outfile";
      print MAKSYNFILE  "include ${home}/tools/bin/Makefile.root\n";
      print MAKSYNFILE  "include ${home}/tools/bin/Makefile.root\n";
      print MAKSYNFILE  "Part=${chip_part}\n";
      print MAKSYNFILE  "Part=${chip_part}\n";
      print MAKSYNFILE  "board=${chip_target}\n";
      print MAKSYNFILE  "board=${chip_target}\n";
      print MAKSYNFILE  "Design=${chip_name}\n";
      print MAKSYNFILE  "Design=${chip_name}\n";
      my $path  = "${home}${prefix}/${vendor}__${project}${lib_comp_sep}/${component}/syn/ise/${chip_name}/target";
      my $path  = "${home}${prefix}/${vendor}__${project}${lib_comp_sep}${component}/syn/ise/${chip_name}/target";
      mkdir $path,0755          unless( -e $path );
      mkdir $path,0755          unless( -e $path );
      &sys::lib::link_dir( "${home}/tools/synthesys/targets/ip/${chip_target}", "${home}${prefix}/${vendor}__${project}${lib_comp_sep}/${component}/syn/ise/${chip_name}/target"  );
      &sys::lib::link_dir( "${home}/tools/synthesys/targets/ip/${chip_target}", "${home}${prefix}/${vendor}__${project}${lib_comp_sep}${component}/syn/ise/${chip_name}/target"  );
      }
      }
   }
   }
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.