OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [vpi/] [vpi_test_stress/] [run_sim.h] - Diff between revs 5 and 12

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 5 Rev 12
Line 3... Line 3...
        vpiHandle DOUT         = vpi_handle_by_name("module_tb.TOP_DOUT", NULL);
        vpiHandle DOUT         = vpi_handle_by_name("module_tb.TOP_DOUT", NULL);
        vpiHandle SOUT         = vpi_handle_by_name("module_tb.TOP_SOUT", NULL);
        vpiHandle SOUT         = vpi_handle_by_name("module_tb.TOP_SOUT", NULL);
        vpiHandle DIN          = vpi_handle_by_name("module_tb.TOP_DIN", NULL);
        vpiHandle DIN          = vpi_handle_by_name("module_tb.TOP_DIN", NULL);
        vpiHandle SIN          = vpi_handle_by_name("module_tb.TOP_SIN", NULL);
        vpiHandle SIN          = vpi_handle_by_name("module_tb.TOP_SIN", NULL);
 
 
        //vpiHandle DTA        = vpi_handle_by_name("module_tb.SPW_SC_FSM", NULL);
        vpiHandle DTA        = vpi_handle_by_name("module_tb.SPW_SC_FSM", NULL);
        //vpiHandle TX_CLOCK_OUT        = vpi_handle_by_name("module_tb.TX_CLOCK_OUT", NULL);
        //vpiHandle TX_CLOCK_OUT        = vpi_handle_by_name("module_tb.TX_CLOCK_OUT", NULL);
 
 
        vpiHandle i          = vpi_handle_by_name("module_tb.i", NULL);
        vpiHandle i          = vpi_handle_by_name("module_tb.i", NULL);
 
        vpiHandle tx_clock   = vpi_handle_by_name("module_tb.time_clk_ns", NULL);
 
 
 
 
        dout_value.format    = vpiIntVal;
        dout_value.format    = vpiIntVal;
        sout_value.format    = vpiIntVal;
        sout_value.format    = vpiIntVal;
 
 
        din_value.format     = vpiIntVal;
        din_value.format     = vpiIntVal;
        sin_value.format     = vpiIntVal;
        sin_value.format     = vpiIntVal;
 
 
        fsm_value.format     = vpiIntVal;
        fsm_value.format     = vpiIntVal;
 
 
        v_generate.format=vpiIntVal;
        v_generate.format=vpiIntVal;
        //fsm_value.format     = vpiIntVal;
        fsm_value.format     = vpiIntVal;
        //message_value.format = vpiIntVal;
        //message_value.format = vpiIntVal;
 
 
        if(SC_TOP->finish_simulation() == 1)
        if(SC_TOP->finish_simulation() == 1)
        {
        {
                v_generate.value.integer = 1;
                v_generate.value.integer = 1;
Line 41... Line 43...
                vpi_get_value(SOUT, &sout_value);
                vpi_get_value(SOUT, &sout_value);
                vpi_get_value(DOUT, &dout_value);
                vpi_get_value(DOUT, &dout_value);
                SC_TOP->set_rx_sin(sout_value.value.integer);
                SC_TOP->set_rx_sin(sout_value.value.integer);
                SC_TOP->set_rx_din(dout_value.value.integer);
                SC_TOP->set_rx_din(dout_value.value.integer);
 
 
                //fsm_value.value.integer = SC_TOP->get_spw_fsm();
                fsm_value.value.integer = SC_TOP->get_spw_fsm();
                //vpi_put_value(DTA, &fsm_value, NULL, vpiNoDelay);
                vpi_put_value(DTA, &fsm_value, NULL, vpiNoDelay);
 
 
 
                vpi_get_value(tx_clock, &sout_value);
 
 
 
                if(sout_value.value.integer != SC_TOP->verilog_frequency())
 
                {
 
                        sin_value.value.integer = SC_TOP->verilog_frequency();
 
                        vpi_put_value(tx_clock, &sin_value, NULL, vpiNoDelay);
 
                }
                //fsm_value.value.integer = SC_TOP->clock_tx();
                //fsm_value.value.integer = SC_TOP->clock_tx();
                //vpi_put_value(TX_CLOCK_OUT, &fsm_value, NULL, vpiNoDelay);
                //vpi_put_value(TX_CLOCK_OUT, &fsm_value, NULL, vpiNoDelay);
 
 
        }
        }
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.