| Line 8... |
Line 8... |
|
|
Send comments to: jose.tejada@ieee.org
|
Send comments to: jose.tejada@ieee.org
|
|
|
*/
|
*/
|
|
|
|
`timescale 1ns/1ps
|
|
|
|
module sq_slot(
|
|
input clk,
|
|
input reset_n,
|
|
input [10:0] fnumber,
|
|
input [2:0] block,
|
|
input [3:0] multiple
|
|
);
|
|
|
|
wire [9:0]phase;
|
|
wire [12:0] sin_log, sin_linear;
|
|
|
|
sq_pg pg(
|
|
.clk (clk),
|
|
.reset_n (reset_n),
|
|
.fnumber (fnumber),
|
|
.block (block),
|
|
.multiple(multiple),
|
|
.phase (phase) );
|
|
|
|
sq_sin sin(
|
|
.clk (clk),
|
|
.reset_n (reset_n),
|
|
.phase (phase),
|
|
.val (sin_log) );
|
|
|
|
sq_pow pow(
|
|
.clk (clk),
|
|
.reset_n (reset_n),
|
|
.x (sin_log),
|
|
.y (sin_linear) );
|
|
|
|
endmodule
|
|
|
module sq_pg(
|
module sq_pg(
|
input clk,
|
input clk,
|
input reset_n,
|
input reset_n,
|
input [10:0] fnumber,
|
input [10:0] fnumber,
|
input [2:0] block,
|
input [2:0] block,
|
| Line 19... |
Line 54... |
output [9:0]phase );
|
output [9:0]phase );
|
|
|
reg [19:0] count;
|
reg [19:0] count;
|
assign phase = count[19:10];
|
assign phase = count[19:10];
|
|
|
wire [19:0]fmult;
|
wire [19:0]fmult = fnumber << block;
|
|
|
always @(*) begin
|
|
case( multiple )
|
|
4'b0: fmult = (phase << block) >> 1'b1;
|
|
default: fmult = (phase<<block)*multiple;
|
|
endcase
|
|
end
|
|
|
|
always @(posedge clk or negedge reset_n ) begin
|
always @(posedge clk or negedge reset_n ) begin
|
if( !reset_n )
|
if( !reset_n )
|
count <= 20'b0;
|
count <= 20'b0;
|
else begin
|
else begin
|
count <= count + fmult;
|
count <= count + ( multiple==4'b0 ? fmult>> 1 : fmult*multiple);
|
end
|
end
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
|
///////////////////////////////////////////////////////////////////
|
module sq_sin(
|
module sq_sin(
|
// input clk,
|
input clk,
|
// input reset_n,
|
input reset_n,
|
input [9:0]phase,
|
input [9:0]phase,
|
output [19:0] val
|
output [12:0] val // LSB is the sign. 0=positive, 1=negative
|
)
|
);
|
|
|
reg [19:0] sin_table[1023:0];
|
reg [12:0] sin_table[1023:0];
|
|
|
initial begin
|
initial begin
|
$readmemh("sin_table.hex", sin_table);
|
$readmemh("../tables/sin_table.hex", sin_table);
|
end
|
end
|
|
reg [9:0]last_phase;
|
|
assign val = sin_table[last_phase];
|
|
|
assign val = sin_table[phase];
|
always @(posedge clk or negedge reset_n ) begin
|
|
if( !reset_n )
|
|
last_phase <= 10'b0;
|
|
else begin
|
|
last_phase <= phase;
|
|
end
|
|
end
|
|
endmodule
|
|
///////////////////////////////////////////////////////////////////
|
|
// sq_pow => reverse the log2 conversion
|
|
module sq_pow(
|
|
input clk,
|
|
input reset_n,
|
|
input [12:0]x,
|
|
output [12:0]y // LSB is the sign. 0=positive, 1=negative
|
|
);
|
|
|
|
reg [12:0] pow_table[255:0];
|
|
|
|
initial begin
|
|
$readmemh("../tables/pow_table.hex", pow_table);
|
|
end
|
|
reg [7:0]index;
|
|
reg [2:0]exp;
|
|
reg sign;
|
|
|
|
wire [12:0] raw = pow_table[index] >> exp;
|
|
assign y = sign ? ~raw+13'b1 : raw; // regular 2's complement
|
|
|
|
always @(posedge clk or negedge reset_n ) begin
|
|
if( !reset_n ) begin
|
|
index <= 8'b0;
|
|
exp <= 3'b0;
|
|
sign <= 1'b0;
|
|
end
|
|
else begin
|
|
exp <= x[12:10];
|
|
index <= x[9:1];
|
|
sign <= x[0];
|
|
end
|
end
|
end
|
|
|
No newline at end of file
|
No newline at end of file
|
|
endmodule
|
|
|
No newline at end of file
|
No newline at end of file
|
