OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [monitor_stack.py] - Diff between revs 6 and 12

Show entire file | Details | Blame | View Log

Rev 6 Rev 12
Line 55... Line 55...
    # Configure the system for this peripheral.
    # Configure the system for this peripheral.
    config.functions['display_trace'] = True;
    config.functions['display_trace'] = True;
 
 
  def GenVerilog(self,fp,config):
  def GenVerilog(self,fp,config):
    body = self.LoadCore(self.peripheralFile,'.v');
    body = self.LoadCore(self.peripheralFile,'.v');
 
    if not config.InterruptVector():
 
      for replace in (r's_interrupt\b',r's_interrupted\b',):
 
        body = re.sub(replace,'1\'b0',body);
    outport_pure_strobe = '';
    outport_pure_strobe = '';
    for ix in range(config.NOutports()):
    for ix in range(config.NOutports()):
      thisPort = config.outports[ix][2:];
      thisPort = config.outports[ix][2:];
      thisIsStrobe = True;
      thisIsStrobe = True;
      for jx in range(len(thisPort)):
      for jx in range(len(thisPort)):

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.