URL
https://opencores.org/ocsvn/t6507lp/t6507lp/trunk
[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_fsm_tb.v] - Diff between revs 146 and 246
Show entire file |
Details |
Blame |
View Log
| Rev 146 |
Rev 246 |
| Line 95... |
Line 95... |
for (my_i=0; my_i < 2**13; my_i= my_i+1) begin
|
for (my_i=0; my_i < 2**13; my_i= my_i+1) begin
|
$write("\n%d",my_i);
|
$write("\n%d",my_i);
|
fake_mem[my_i]=8'h00;
|
fake_mem[my_i]=8'h00;
|
end
|
end
|
|
|
fake_mem[0] = ASL_ACC; // testing ACC mode
|
fake_mem[0] = STA_IDY; // testing IDY mode WRITE TYPE, page crossed;
|
fake_mem[1] = ADC_IMM; // testing IMM mode
|
fake_mem[1] = 8'h00;
|
fake_mem[2] = 8'h27;
|
fake_mem[2] = STA_IDY; // testing IDY mode WRITE TYPE, page not crossed;
|
fake_mem[3] = JMP_ABS; // testing ABS mode, JMP type
|
fake_mem[3] = 8'h04;
|
fake_mem[4] = 8'h09;
|
fake_mem[4] = 8'hFF;
|
|
|
|
|
|
/*fake_mem[0] = ASL_ACC; // testing ACC mode
|
|
fake_mem[1] = ADC_IMM; // testing IMM mode
|
|
fake_mem[2] = 8'h27;
|
|
fake_mem[3] = JMP_ABS; // testing ABS mode, JMP type
|
|
fake_mem[4] = 8'h09;*/
|
fake_mem[5] = 8'h00;
|
fake_mem[5] = 8'h00;
|
fake_mem[6] = ASL_ACC; // wont be executed
|
fake_mem[6] = ASL_ACC; // wont be executed
|
fake_mem[7] = ASL_ACC; // wont be executed
|
fake_mem[7] = ASL_ACC; // wont be executed
|
fake_mem[8] = ASL_ACC; // wont be executed
|
fake_mem[8] = ASL_ACC; // wont be executed
|
fake_mem[9] = ASL_ACC; // wont be executed
|
fake_mem[9] = ASL_ACC; // wont be executed
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.