OpenCores
URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [linux_sd_driver/] [drivers/] [mmc/] [host/] [mmc_ocores.h] - Diff between revs 68 and 81

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 68 Rev 81
Line 45... Line 45...
#define SD_NOMAL_INT_SIGNAL_ENABLE  0x38
#define SD_NOMAL_INT_SIGNAL_ENABLE  0x38
#define SD_ERROR_INT_SIGNAL_ENABLE  0x3c
#define SD_ERROR_INT_SIGNAL_ENABLE  0x3c
#define SD_CAPABILITY  0x48
#define SD_CAPABILITY  0x48
#define SD_CLOCK_DIVIDER  0x4c
#define SD_CLOCK_DIVIDER  0x4c
#define BD_STATUS 0x50
#define BD_STATUS 0x50
#define BD_ISR 0x54
#define SD_BD_ISR 0x54
 
#define SD_BD_ISER 0x58
#define BD_RX 0x60
#define BD_RX 0x60
#define BD_TX 0x80
#define BD_TX 0x80
 
 
//Normal Interupt signal enable register
//Normal Interupt signal enable register
#define ECC 0x1 //Interupt on CommandComplete 
#define ECC 0x1 //Interupt on CommandComplete 
#define EEI 0x8000 //Interupt on CommandError
#define EEI 0x8000 //Interupt on CommandError
 
 
 
//Data Interupt
 
#define TRE 0x10
 
#define CMDE 0x08
 
#define FIFOE 0x04
 
#define MRC 0x02
 
#define TRS 0x01
 
 
#define SD_ENABLE 0
#define SD_ENABLE 0
#define SD_DISABLE 1
#define SD_DISABLE 1
 
 
/* Commands */
/* Commands */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.