| Line 62... |
Line 62... |
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//
|
//
|
// CVS Revision History
|
// CVS Revision History
|
//
|
//
|
// $Log: not supported by cvs2svn $
|
// $Log: not supported by cvs2svn $
|
|
// Revision 1.14 2001/11/07 17:51:52 gorban
|
|
// Heavily rewritten interrupt and LSR subsystems.
|
|
// Many bugs hopefully squashed.
|
|
//
|
// Revision 1.13 2001/10/20 09:58:40 gorban
|
// Revision 1.13 2001/10/20 09:58:40 gorban
|
// Small synopsis fixes
|
// Small synopsis fixes
|
//
|
//
|
// Revision 1.12 2001/08/25 15:46:19 gorban
|
// Revision 1.12 2001/08/25 15:46:19 gorban
|
// Modified port names again
|
// Modified port names again
|
| Line 103... |
Line 107... |
|
|
module uart_top (
|
module uart_top (
|
wb_clk_i,
|
wb_clk_i,
|
|
|
// Wishbone signals
|
// Wishbone signals
|
wb_rst_i, wb_adr_i, wb_dat_i, wb_dat_o, wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o,
|
wb_rst_i, wb_adr_i, wb_dat_i, wb_dat_o, wb_we_i, wb_stb_i, wb_cyc_i, wb_ack_o, wb_sel_i,
|
int_o, // interrupt request
|
int_o, // interrupt request
|
|
|
// UART signals
|
// UART signals
|
// serial input/output
|
// serial input/output
|
stx_pad_o, srx_pad_i,
|
stx_pad_o, srx_pad_i,
|
| Line 115... |
Line 119... |
// modem signals
|
// modem signals
|
rts_pad_o, cts_pad_i, dtr_pad_o, dsr_pad_i, ri_pad_i, dcd_pad_i
|
rts_pad_o, cts_pad_i, dtr_pad_o, dsr_pad_i, ri_pad_i, dcd_pad_i
|
|
|
);
|
);
|
|
|
parameter uart_data_width = 8;
|
parameter uart_data_width = `UART_DATA_WIDTH;
|
parameter uart_addr_width = `UART_ADDR_WIDTH;
|
parameter uart_addr_width = `UART_ADDR_WIDTH;
|
|
|
input wb_clk_i;
|
input wb_clk_i;
|
|
|
// WISHBONE interface
|
// WISHBONE interface
|
| Line 128... |
Line 132... |
input [uart_data_width-1:0] wb_dat_i;
|
input [uart_data_width-1:0] wb_dat_i;
|
output [uart_data_width-1:0] wb_dat_o;
|
output [uart_data_width-1:0] wb_dat_o;
|
input wb_we_i;
|
input wb_we_i;
|
input wb_stb_i;
|
input wb_stb_i;
|
input wb_cyc_i;
|
input wb_cyc_i;
|
|
input [3:0] wb_sel_i;
|
output wb_ack_o;
|
output wb_ack_o;
|
output int_o;
|
output int_o;
|
|
|
// UART signals
|
// UART signals
|
input srx_pad_i;
|
input srx_pad_i;
|
| Line 149... |
Line 154... |
|
|
wire [uart_addr_width-1:0] wb_adr_i;
|
wire [uart_addr_width-1:0] wb_adr_i;
|
wire [uart_data_width-1:0] wb_dat_i;
|
wire [uart_data_width-1:0] wb_dat_i;
|
wire [uart_data_width-1:0] wb_dat_o;
|
wire [uart_data_width-1:0] wb_dat_o;
|
|
|
|
wire [7:0] wb_dat8_i; // 8-bit internal data input
|
|
wire [7:0] wb_dat8_o; // 8-bit internal data output
|
|
wire [31:0] wb_dat32_o; // debug interface 32-bit output
|
|
wire [3:0] wb_sel_i; // WISHBONE select signal
|
wire we_o; // Write enable for registers
|
wire we_o; // Write enable for registers
|
wire re_o; // Read enable for registers
|
wire re_o; // Read enable for registers
|
//
|
//
|
// MODULE INSTANCES
|
// MODULE INSTANCES
|
//
|
//
|
|
|
|
`ifdef DATA_BUS_WIDTH_8
|
|
`else
|
|
// debug interface wires
|
|
wire [3:0] ier;
|
|
wire [3:0] iir;
|
|
wire [1:0] fcr;
|
|
wire [4:0] mcr;
|
|
wire [7:0] lcr;
|
|
wire [7:0] msr;
|
|
wire [7:0] lsr;
|
|
wire [`UART_FIFO_COUNTER_W-1:0] rf_count;
|
|
wire [`UART_FIFO_COUNTER_W-1:0] tf_count;
|
|
wire [2:0] tstate;
|
|
wire [3:0] rstate;
|
|
`endif
|
|
|
|
`ifdef DATA_BUS_WIDTH_8
|
//// WISHBONE interface module
|
//// WISHBONE interface module
|
uart_wb wb_interface(
|
uart_wb wb_interface(
|
.clk( wb_clk_i ),
|
.clk( wb_clk_i ),
|
.wb_rst_i( wb_rst_i ),
|
.wb_rst_i( wb_rst_i ),
|
|
.wb_dat_i(wb_dat_i),
|
|
.wb_dat_o(wb_dat_o),
|
|
.wb_dat8_i(wb_dat8_i),
|
|
.wb_dat8_o(wb_dat8_o),
|
|
.wb_dat32_o(32'b0),
|
|
.wb_sel_i(4'b0),
|
|
.wb_we_i( wb_we_i ),
|
|
.wb_stb_i( wb_stb_i ),
|
|
.wb_cyc_i( wb_cyc_i ),
|
|
.wb_ack_o( wb_ack_o ),
|
|
.we_o( we_o ),
|
|
.re_o(re_o)
|
|
);
|
|
`else // !`ifdef DATA_BUS_WIDTH_8
|
|
uart_wb wb_interface(
|
|
.clk( wb_clk_i ),
|
|
.wb_rst_i( wb_rst_i ),
|
|
.wb_dat_i(wb_dat_i),
|
|
.wb_dat_o(wb_dat_o),
|
|
.wb_dat8_i(wb_dat8_i),
|
|
.wb_dat8_o(wb_dat8_o),
|
|
.wb_sel_i(wb_sel_i),
|
|
.wb_dat32_o(wb_dat32_o),
|
.wb_we_i( wb_we_i ),
|
.wb_we_i( wb_we_i ),
|
.wb_stb_i( wb_stb_i ),
|
.wb_stb_i( wb_stb_i ),
|
.wb_cyc_i( wb_cyc_i ),
|
.wb_cyc_i( wb_cyc_i ),
|
.wb_ack_o( wb_ack_o ),
|
.wb_ack_o( wb_ack_o ),
|
.we_o( we_o ),
|
.we_o( we_o ),
|
.re_o(re_o)
|
.re_o(re_o)
|
);
|
);
|
|
`endif // !`ifdef DATA_BUS_WIDTH_8
|
|
|
// Registers
|
// Registers
|
uart_regs regs(
|
uart_regs regs(
|
.clk( wb_clk_i ),
|
.clk( wb_clk_i ),
|
.wb_rst_i( wb_rst_i ),
|
.wb_rst_i( wb_rst_i ),
|
.wb_addr_i( wb_adr_i ),
|
.wb_addr_i( wb_adr_i ),
|
.wb_dat_i( wb_dat_i ),
|
.wb_dat_i( wb_dat8_i ),
|
.wb_dat_o( wb_dat_o ),
|
.wb_dat_o( wb_dat8_o ),
|
.wb_we_i( we_o ),
|
.wb_we_i( we_o ),
|
.wb_re_i(re_o),
|
.wb_re_i(re_o),
|
.modem_inputs( {cts_pad_i, dsr_pad_i,
|
.modem_inputs( {cts_pad_i, dsr_pad_i,
|
ri_pad_i, dcd_pad_i} ),
|
ri_pad_i, dcd_pad_i} ),
|
.stx_pad_o( stx_pad_o ),
|
.stx_pad_o( stx_pad_o ),
|
.srx_pad_i( srx_pad_i ),
|
.srx_pad_i( srx_pad_i ),
|
|
`ifdef DATA_BUS_WIDTH_8
|
|
`else
|
|
// debug interface signals enabled
|
|
.ier(ier),
|
|
.iir(iir),
|
|
.fcr(fcr),
|
|
.mcr(mcr),
|
|
.lcr(lcr),
|
|
.msr(msr),
|
|
.lsr(lsr),
|
|
.rf_count(rf_count),
|
|
.tf_count(tf_count),
|
|
.tstate(tstate),
|
|
.rstate(rstate),
|
|
`endif
|
.rts_pad_o( rts_pad_o ),
|
.rts_pad_o( rts_pad_o ),
|
.dtr_pad_o( dtr_pad_o ),
|
.dtr_pad_o( dtr_pad_o ),
|
.int_o( int_o )
|
.int_o( int_o )
|
);
|
);
|
|
|
|
`ifdef DATA_BUS_WIDTH_8
|
|
`else
|
|
uart_debug_if dbg(/*AUTOINST*/
|
|
// Outputs
|
|
.wb_dat32_o (wb_dat32_o[31:0]),
|
|
// Inputs
|
|
.wb_clk_i (wb_clk_i),
|
|
.wb_rst_i (wb_rst_i),
|
|
.wb_adr_i (wb_adr_i[`UART_ADDR_WIDTH-1:0]),
|
|
.re_o (re_o),
|
|
.ier (ier[3:0]),
|
|
.iir (iir[3:0]),
|
|
.fcr (fcr[1:0]),
|
|
.mcr (mcr[4:0]),
|
|
.lcr (lcr[7:0]),
|
|
.msr (msr[7:0]),
|
|
.lsr (lsr[7:0]),
|
|
.rf_count (rf_count[`UART_FIFO_COUNTER_W-1:0]),
|
|
.tf_count (tf_count[`UART_FIFO_COUNTER_W-1:0]),
|
|
.tstate (tstate[2:0]),
|
|
.rstate (rstate[3:0]));
|
|
`endif // `ifdef DATA_BUS_WIDTH_8
|
|
|
endmodule
|
endmodule
|
|
|
No newline at end of file
|
No newline at end of file
|
|
|
|
|
No newline at end of file
|
No newline at end of file
|
