OpenCores
URL https://opencores.org/ocsvn/usb_fpga_1_2/usb_fpga_1_2/trunk

Subversion Repositories usb_fpga_1_2

[/] [usb_fpga_1_2/] [trunk/] [examples/] [usb-fpga-1.11/] [1.11c/] [memtest/] [memtest.c] - Diff between revs 7 and 8

Show entire file | Details | Blame | View Log

Rev 7 Rev 8
Line 1... Line 1...
/*!
/*!
   memtest -- DDR SDRAM FIFO for testing memory on ZTEX USB FPGA Module 1.11
   memtest -- DDR SDRAM FIFO for testing memory on ZTEX USB-FPGA Module 1.11c
   Copyright (C) 2009-2010 ZTEX e.K.
   Copyright (C) 2009-2011 ZTEX GmbH.
   http://www.ztex.de
   http://www.ztex.de
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License version 3 as
   it under the terms of the GNU General Public License version 3 as
   published by the Free Software Foundation.
   published by the Free Software Foundation.
Line 36... Line 36...
 
 
// this product string is also used for identification by the host software
// this product string is also used for identification by the host software
#define[PRODUCT_STRING]["memtest example for UFM 1.11"]
#define[PRODUCT_STRING]["memtest example for UFM 1.11"]
 
 
// 0 : counter mode; 1: shift pattern mode 
// 0 : counter mode; 1: shift pattern mode 
xdata BYTE mode = 0;
__xdata BYTE mode = 0;
 
 
// this is called automatically after FPGA configuration
// this is called automatically after FPGA configuration
#define[POST_FPGA_CONFIG][POST_FPGA_CONFIG
#define[POST_FPGA_CONFIG][POST_FPGA_CONFIG
        IOA0 = 1;                               // reset on
        IOA0 = 1;                               // reset on
        OEA |= bmBIT0 | bmBIT3;
        OEA |= bmBIT0 | bmBIT3;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.