OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

[/] [usbhostslave/] [trunk/] [RTL/] [include/] [usbHostControl_h.v] - Diff between revs 40 and 44

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 40 Rev 44
Line 54... Line 54...
 
 
//TXSOFEnableIndices
//TXSOFEnableIndices
`define SOF_EN_BIT 0
`define SOF_EN_BIT 0
 
 
//SOFTimeConstants 
//SOFTimeConstants 
//`define SOF_TX_TIME 80     //Fix this. Need correct SOF TX interval   
 
//Note that 'SOF_TX_TIME' is 48000 - 3. This is to account for the delay in resetting the SOF timer 
//Note that 'SOF_TX_TIME' is 48000 - 3. This is to account for the delay in resetting the SOF timer 
`define SOF_TX_TIME 16'hbb7d     //Correct SOF interval for 48MHz clock.
`define SOF_TX_TIME 16'hbb7d     //Correct SOF interval for 48MHz clock.
//`define SOF_TX_MARGIN 2 
`define SOF_TX_MARGIN 16'h0c80 //This is the transmission time for 100 bytes at full speed
`define SOF_TX_MARGIN 16'h0190 //This is the transmission time for 100 bytes. May need to tweak
`define SOF_TX_MARGIN_LOW_SPEED 16'h6400 //100 bytes at low speed
 
 
//Host RXStatusRegIndices 
//Host RXStatusRegIndices 
`define HC_CRC_ERROR_BIT 0
`define HC_CRC_ERROR_BIT 0
`define HC_BIT_STUFF_ERROR_BIT 1
`define HC_BIT_STUFF_ERROR_BIT 1
`define HC_RX_OVERFLOW_BIT 2
`define HC_RX_OVERFLOW_BIT 2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.