OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [ss/] [arch/] [board.vhdl] - Diff between revs 36 and 37

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 36 Rev 37
Line 16... Line 16...
-- It should be possible to generate this file based upon a
-- It should be possible to generate this file based upon a
-- description of the different devices.
-- description of the different devices.
 
 
ARCHITECTURE Structural OF board IS
ARCHITECTURE Structural OF board IS
 
 
  -- Definition of buses
  -- Definition of bus signals
 
 
 
  SIGNAL data_bus    : STD_LOGIC_VECTOR(15 DOWNTO 0);
 
  SIGNAL address_bus : STD_LOGIC_VECTOR(14 DOWNTO 0);
 
  SIGNAL bus_read    : STD_LOGIC;
 
  SIGNAL bus_write   : STD_LOGIC;
 
  SIGNAL bus_wait    : STD_LOGIC;
 
  SIGNAL bus_ack     : STD_LOGIC;
 
 
 
  -- Definition of components related to the bus
 
 
 
  COMPONENT data_mux IS
 
    PORT (
 
      data_in : IN STD_LOGIC_VECTOR(15 DOWNTO 0));
 
  END COMPONENT data_mux;
 
 
 
  COMPONENT address_mux IS
 
    PORT (
 
      address_in : IN STD_LOGIC_VECTOR(14 DOWNTO 0));
 
  END COMPONENT address_mux;
 
 
 
  COMPONENT address_decoder IS
 
    PORT (
 
      address_in : IN STD_LOGIC_VECTOR(14 DOWNTO 0));
 
  END COMPONENT address_decoder;
 
 
 
  COMPONENT bus_arbiter IS
 
  END COMPONENT bus_arbiter;
 
 
 
  -- Definition of components attached to the bus
 
 
BEGIN  -- ARCHITECTURE Structural
BEGIN  -- ARCHITECTURE Structural
 
 
 
  -- Mapping of bus related components
 
 
 
  -- Mapping of system devices
 
 
 
  -- Main memory
 
 
 
  -- Instruction cache
 
 
 
  -- Data cache
 
 
 
  -- LED output device
 
 
 
  -- Push button input device
 
 
 
  -- Slide switch input device
 
 
 
  -- Serial communication device
 
 
 
  -- MAC device
 
 
 
  -- DVI device
 
 
 
  -- Character based device
 
 
 
 
 
 
END ARCHITECTURE Structural;
END ARCHITECTURE Structural;
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.