OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [amber25/] [a25_mem.v] - Diff between revs 60 and 82

Show entire file | Details | Blame | View Log

Rev 60 Rev 82
Line 76... Line 76...
input      [127:0]          i_wb_cached_rdata,      // wb bus                              
input      [127:0]          i_wb_cached_rdata,      // wb bus                              
input                       i_wb_cached_ready,      // wishbone access complete and read data valid
input                       i_wb_cached_ready,      // wishbone access complete and read data valid
input                       i_wb_uncached_ready     // wishbone access complete and read data valid
input                       i_wb_uncached_ready     // wishbone access complete and read data valid
);
);
 
 
`include "memory_configuration.v"
`include "memory_configuration.vh"
 
 
wire    [31:0]              cache_read_data;
wire    [31:0]              cache_read_data;
wire                        address_cachable;
wire                        address_cachable;
wire                        sel_cache_p;
wire                        sel_cache_p;
wire                        sel_cache;
wire                        sel_cache;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.