OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [change.log] - Diff between revs 54 and 56

Show entire file | Details | Blame | View Log

Rev 54 Rev 56
Line 1... Line 1...
All notable changes to this project will be documented in this file.
All notable changes to this project will be documented in this file.
 
 
 
##[2.2.0] -09-11-2023
 
## added
 
- Provide two solutions for having multiple physical NoCs with different configurations
 
 
 
 
##[2.1.0] -26-03-2022
##[2.1.0] -26-03-2022
## added
## added
- Multicast/Broadcast support
- Multicast/Broadcast support
- SynFull traffic model is Integrated to NoC simulator
- SynFull traffic model is Integrated to NoC simulator
 
 
Line 22... Line 27...
 
 
## changed
## changed
- NoC codes are changing to systemVerilog. Now it uses struct for router connection interface.
- NoC codes are changing to systemVerilog. Now it uses struct for router connection interface.
 
 
 
 
 
 
##[1.9.1] -24-07-2019
##[1.9.1] -24-07-2019
## changed
## changed
- Some bugs are fixed in jtag interface.
- Some bugs are fixed in jtag interface.
 
 
##[1.9.0] -30-04-2019
##[1.9.0] -30-04-2019

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.