OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_noc/] [flit_buffer_reg_bas.v] - Diff between revs 54 and 56

Show entire file | Details | Blame | View Log

Rev 54 Rev 56
Line 6... Line 6...
* Description:
* Description:
***************************************/
***************************************/
`timescale 1ns / 1ps
`timescale 1ns / 1ps
 
 
module  flit_buffer_reg_base #(
module  flit_buffer_reg_base #(
 
    parameter NOC_ID = 0,
    parameter V        =   4,
    parameter V        =   4,
    parameter B        =   4,   // buffer space :flit per VC 
    parameter B        =   4,   // buffer space :flit per VC 
    parameter Fpay     =   32,
    parameter Fpay     =   32,
    parameter PCK_TYPE = "MULTI_FLIT",
    parameter PCK_TYPE = "MULTI_FLIT",
    parameter DEBUG_EN =   1,
    parameter DEBUG_EN =   1,
    parameter C=1,
    parameter C=1,
    parameter DSTPw=4,
    parameter DSTPw=4,
    parameter SSA_EN="YES" // "YES" , "NO"       
    parameter SSA_EN="YES", // "YES" , "NO"  
 
    parameter CAST_TYPE="UNI_CAST"
 
 
)(
)(
    din,
    din,
    vc_num_wr,
    vc_num_wr,
    wr_en,
    wr_en,
    vc_num_rd,
    vc_num_rd,
Line 131... Line 134...
    always @(posedge clk) pass_din_to_flit_reg_delaied<=pass_din_to_flit_reg;
    always @(posedge clk) pass_din_to_flit_reg_delaied<=pass_din_to_flit_reg;
    assign  dout = dout_all[vc_num_rd_bin_delaied];
    assign  dout = dout_all[vc_num_rd_bin_delaied];
 
 
 
 
    flit_buffer #(
    flit_buffer #(
 
                .V(V),
        .B(B),
        .B(B),
        .SSA_EN("NO")// should be "NO" even if SSA is enabled
        .SSA_EN("NO"),// should be "NO" even if SSA is enabled
 
        .Fw(Fw),
 
                .PCK_TYPE(PCK_TYPE),
 
                .CAST_TYPE(CAST_TYPE),
 
                .DEBUG_EN(DEBUG_EN)
    )
    )
    flit_buffer
    flit_buffer
    (
    (
        .din(din),
        .din(din),
        .vc_num_wr(vc_num_wr),
        .vc_num_wr(vc_num_wr),
Line 174... Line 182...
    end
    end
    assign vc_not_empty = valid;
    assign vc_not_empty = valid;
 
 
 
 
     extract_header_flit_info #(
     extract_header_flit_info #(
 
        .NOC_ID(NOC_ID),
        .DATA_w(0)
        .DATA_w(0)
     )
     ) header_extractor (
     header_extractor
 
     (
 
         .flit_in({flit_reg_mux_out[REGFw-1:REGFw-2],flit_reg_wr_en,flit_reg_mux_out[Fpay-1 : 0]}),
         .flit_in({flit_reg_mux_out[REGFw-1:REGFw-2],flit_reg_wr_en,flit_reg_mux_out[Fpay-1 : 0]}),
         .flit_in_wr(),
         .flit_in_wr(),
         .class_o(class_i),
         .class_o(class_i),
         .destport_o(destport_i),
         .destport_o(destport_i),
         .dest_e_addr_o( ),
         .dest_e_addr_o( ),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.