URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_noc/] [routing.v] - Diff between revs 54 and 56

Show entire file | Details | Blame | View Log

Rev 54	Rev 56
Line 26...	Line 26...
`**`	`**`
`**************************************************************/`	`**************************************************************/`


`module conventional_routing #(`	`module conventional_routing #(`
	`parameter NOC_ID = 0,`
`parameter TOPOLOGY = "MESH",`	`parameter TOPOLOGY = "MESH",`
`parameter ROUTE_NAME = "XY",`	`parameter ROUTE_NAME = "XY",`
`parameter ROUTE_TYPE = "DETERMINISTIC",`	`parameter ROUTE_TYPE = "DETERMINISTIC",`
`parameter T1 = 4,`	`parameter T1 = 4,`
`parameter T2 = 4,`	`parameter T2 = 4,`
Line 70...	Line 71...

`localparam`	`localparam`
`NX = T1,`	`NX = T1,`
`NY = T2,`	`NY = T2,`
`RXw = log2(NX),`	`RXw = log2(NX),`
`RYw = log2(NY),`	`RYw = (TOPOLOGY=="RING" \|\| TOPOLOGY == "LINE") ? 1 :log2(NY),`
`EXw = RXw,`	`EXw = RXw,`
`EYw = RYw;`	`EYw = (TOPOLOGY=="RING" \|\| TOPOLOGY == "LINE") ? 1 : RYw;`

`wire [RXw-1 : 0] current_rx;`	`wire [RXw-1 : 0] current_rx;`
`wire [RYw-1 : 0] current_ry;`	`wire [RYw-1 : 0] current_ry;`
`wire [EXw-1 : 0] dest_ex;`	`wire [EXw-1 : 0] dest_ex;`
`wire [EYw-1 : 0] dest_ey;`	`wire [EYw-1 : 0] dest_ey;`
Line 264...	Line 265...
`look_ahead_routing`	`look_ahead_routing`

`*************************************/`	`*************************************/`

`module look_ahead_routing #(`	`module look_ahead_routing #(`
	`parameter NOC_ID=0,`
`parameter P = 5,`	`parameter P = 5,`
`parameter T1= 8,`	`parameter T1= 8,`
`parameter T2= 8,`	`parameter T2= 8,`
`parameter T3= 8,`	`parameter T3= 8,`
`parameter T4= 8,`	`parameter T4= 8,`
Line 327...	Line 329...

`localparam`	`localparam`
`NX = T1,`	`NX = T1,`
`NY = T2,`	`NY = T2,`
`RXw = log2(NX),`	`RXw = log2(NX),`
`RYw = log2(NY),`	`RYw = (TOPOLOGY=="RING" \|\| TOPOLOGY == "LINE")? 1 : log2(NY),`
`EXw = RXw,`	`EXw = RXw,`
`EYw = RYw;`	`EYw = RYw;`

`wire [RXw-1 : 0] current_rx;`	`wire [RXw-1 : 0] current_rx;`
`wire [RYw-1 : 0] current_ry;`	`wire [RYw-1 : 0] current_ry;`

Browse

Tools

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [rtl/] [src_noc/] [routing.v] - Diff between revs 54 and 56