OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [aeMB/] [sw/] [Makefile] - Diff between revs 25 and 29

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 25 Rev 29
Line 1... Line 1...
all:
all:
        cd compile; sh gccrom   ../main.c;
        cd compile; sh gccrom   ../main.c;
        cd compile; cp ram.mif ../ram${CORE_ID}.mif; cp ram.bin ../ram${CORE_ID}.bin;
        cd compile; cp ram.mif ../ram0.mif; cp ram.bin ../ram0.bin;
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.