OpenCores
URL https://opencores.org/ocsvn/an-fpga-implementation-of-low-latency-noc-based-mpsoc/an-fpga-implementation-of-low-latency-noc-based-mpsoc/trunk

Subversion Repositories an-fpga-implementation-of-low-latency-noc-based-mpsoc

[/] [an-fpga-implementation-of-low-latency-noc-based-mpsoc/] [trunk/] [mpsoc/] [src_processor/] [mor1kx-3.1/] [rtl/] [verilog/] [mor1kx-defines.v] - Diff between revs 38 and 42

Show entire file | Details | Blame | View Log

Rev 38 Rev 42
Line 1... Line 1...
 
 `timescale     1ns/1ps
/* ****************************************************************************
/* ****************************************************************************
  This Source Code Form is subject to the terms of the
  This Source Code Form is subject to the terms of the
  Open Hardware Description License, v. 1.0. If a copy
  Open Hardware Description License, v. 1.0. If a copy
  of the OHDL was not distributed with this file, You
  of the OHDL was not distributed with this file, You
  can obtain one at http://juliusbaxter.net/ohdl/ohdl.txt
  can obtain one at http://juliusbaxter.net/ohdl/ohdl.txt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.