URL
https://opencores.org/ocsvn/g729a_codec/g729a_codec/trunk
[/] [g729a_codec/] [trunk/] [VHDL/] [G729A_asip_cpu_2w_p6.vhd] - Diff between revs 2 and 3
Show entire file |
Details |
Blame |
View Log
| Rev 2 |
Rev 3 |
| Line 867... |
Line 867... |
|
|
-- Pipeline stall logic
|
-- Pipeline stall logic
|
|
|
U_PSTL0 : G729A_ASIP_PSTLLOG_2W_P6
|
U_PSTL0 : G729A_ASIP_PSTLLOG_2W_P6
|
generic map(
|
generic map(
|
SIMULATION_ONLY => '1'
|
SIMULATION_ONLY => SIMULATION_ONLY
|
)
|
)
|
port map(
|
port map(
|
CLK_i => CLK_i,
|
CLK_i => CLK_i,
|
ID_INSTR_i => ID_INSTR0,
|
ID_INSTR_i => ID_INSTR0,
|
ID_V_i => IF_V_q2(0),
|
ID_V_i => IF_V_q2(0),
|
| Line 891... |
Line 891... |
PSTALL_o => ID_PS0
|
PSTALL_o => ID_PS0
|
);
|
);
|
|
|
U_PSTL1 : G729A_ASIP_PSTLLOG_2W_P6
|
U_PSTL1 : G729A_ASIP_PSTLLOG_2W_P6
|
generic map(
|
generic map(
|
SIMULATION_ONLY => '1'
|
SIMULATION_ONLY => SIMULATION_ONLY
|
)
|
)
|
port map(
|
port map(
|
CLK_i => CLK_i,
|
CLK_i => CLK_i,
|
ID_INSTR_i => ID_INSTR1,
|
ID_INSTR_i => ID_INSTR1,
|
ID_V_i => IF_V_q2(1),
|
ID_V_i => IF_V_q2(1),
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
