OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] [defs/] [tb_defines.v] - Diff between revs 2 and 10

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 10
Line 21... Line 21...
`define TB_AGENTS_UART  `TB_TOP.tb_uart
`define TB_AGENTS_UART  `TB_TOP.tb_uart
 
 
 
 
//--------------------------------------------------------------
//--------------------------------------------------------------
// Target ID Mapping
// Target ID Mapping
// 4'b0100 -- MAC core
// 4'b0010 -- UART
// 4'b0011 -- UART
// 4'b0001 -- SPI core
// 4'b0010 -- SPI core
// 4'b0000 -- External RAM
// 4'b0001 -- External RAM
 
// 4'b0000 -- External ROM
 
//--------------------------------------------------------------
//--------------------------------------------------------------
`define ADDR_SPACE_MAC  4'b0100
`define ADDR_SPACE_UART 4'b0010
`define ADDR_SPACE_UART 4'b0011
`define ADDR_SPACE_SPI  4'b0001
`define ADDR_SPACE_SPI  4'b0010
`define ADDR_SPACE_RAM  4'b0000
`define ADDR_SPACE_RAM  4'b0001
//`define ADDR_SPACE_ROM  4'b0000 
`define ADDR_SPACE_ROM  4'b0000
 
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.