OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] [run/] [filelist_rtl.f] - Diff between revs 22 and 25

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 22 Rev 25
+incdir+../defs \
+incdir+../defs \
+incdir+../../rtl/defs \
+incdir+../../rtl/defs \
+incdir+../../rtl/8051 \
+incdir+../../rtl/8051 \
+incdir+../lib \
+incdir+../lib \
-v ../../rtl/lib/registers.v \
-v ../../rtl/lib/registers.v \
-v ../../rtl/lib/stat_counter.v \
-v ../../rtl/lib/stat_counter.v \
-v ../../rtl/lib/toggle_sync.v \
-v ../../rtl/lib/toggle_sync.v \
-v ../../rtl/lib/double_sync_low.v \
-v ../../rtl/lib/double_sync_low.v \
-v ../../rtl/lib/async_fifo.v  \
-v ../../rtl/lib/async_fifo.v  \
../../rtl/core/digital_core.v \
../../rtl/core/digital_core.v \
../../rtl/lib/async_fifo.v \
../../rtl/lib/async_fifo.v \
../../rtl/lib/g_dpath_ctrl.v  \
../../rtl/lib/g_dpath_ctrl.v  \
../../rtl/spi/spi_core.v  \
../../rtl/spi/spi_core.v  \
../../rtl/spi/spi_ctl.v  \
../../rtl/spi/spi_ctl.v  \
../../rtl/spi/spi_if.v \
../../rtl/spi/spi_if.v \
../../rtl/spi/spi_cfg.v \
../../rtl/spi/spi_cfg.v \
../../rtl/uart/uart_rxfsm.v \
../../rtl/uart/uart_rxfsm.v \
../../rtl/uart/uart_txfsm.v \
../../rtl/uart/uart_txfsm.v \
../../rtl/uart/uart_core.v  \
../../rtl/uart/uart_core.v  \
../../rtl/uart/uart_cfg.v  \
../../rtl/uart/uart_cfg.v  \
../../rtl/uart/uart_core_nf.v  \
../../rtl/uart/uart_core_nf.v  \
../../rtl/clkgen/clkgen.v  \
../../rtl/clkgen/clkgen.v  \
../../rtl/lib/clk_ctl.v  \
../../rtl/lib/clk_ctl.v  \
../../rtl/lib/wb_crossbar.v  \
../../rtl/lib/wb_crossbar.v  \
../../rtl/lib/wb_rd_mem2mem.v \
../../rtl/lib/wb_rd_mem2mem.v \
../../rtl/lib/wb_wr_mem2mem.v \
../../rtl/lib/wb_wr_mem2mem.v \
../../rtl/8051/oc8051_top.v \
../../rtl/8051/oc8051_top.v \
../../rtl/8051/oc8051_rom.v \
../../rtl/8051/oc8051_rom.v \
../../rtl/8051/oc8051_alu_src_sel.v \
../../rtl/8051/oc8051_alu_src_sel.v \
../../rtl/8051/oc8051_alu.v \
../../rtl/8051/oc8051_alu.v \
../../rtl/8051/oc8051_decoder.v \
../../rtl/8051/oc8051_decoder.v \
../../rtl/8051/oc8051_divide.v \
../../rtl/8051/oc8051_divide.v \
../../rtl/8051/oc8051_multiply.v \
../../rtl/8051/oc8051_multiply.v \
../../rtl/8051/oc8051_memory_interface.v \
../../rtl/8051/oc8051_memory_interface.v \
../../rtl/8051/oc8051_ram_top.v \
../../rtl/8051/oc8051_ram_top.v \
../../rtl/8051/oc8051_acc.v \
../../rtl/8051/oc8051_acc.v \
../../rtl/8051/oc8051_comp.v \
../../rtl/8051/oc8051_comp.v \
../../rtl/8051/oc8051_sp.v \
../../rtl/8051/oc8051_sp.v \
../../rtl/8051/oc8051_dptr.v \
../../rtl/8051/oc8051_dptr.v \
../../rtl/8051/oc8051_cy_select.v \
../../rtl/8051/oc8051_cy_select.v \
../../rtl/8051/oc8051_psw.v \
../../rtl/8051/oc8051_psw.v \
../../rtl/8051/oc8051_indi_addr.v \
../../rtl/8051/oc8051_indi_addr.v \
../../rtl/8051/oc8051_ports.v \
../../rtl/8051/oc8051_ports.v \
../../rtl/8051/oc8051_b_register.v \
../../rtl/8051/oc8051_b_register.v \
../../rtl/8051/oc8051_uart.v \
../../rtl/8051/oc8051_uart.v \
../../rtl/8051/oc8051_int.v \
../../rtl/8051/oc8051_int.v \
../../rtl/8051/oc8051_tc.v \
../../rtl/8051/oc8051_tc.v \
../../rtl/8051/oc8051_tc2.v \
../../rtl/8051/oc8051_tc2.v \
../../rtl/8051/oc8051_sfr.v \
../../rtl/8051/oc8051_sfr.v \
../../rtl/8051/oc8051_ram_256x8_two_bist.v \
../../rtl/8051/oc8051_ram_256x8_two_bist.v \
../../rtl/model/oc8051_xram.v \
../../rtl/model/oc8051_xram.v \
../../rtl/model/oc8051_xrom.v \
../../rtl/model/oc8051_xrom.v \
../../rtl/msg_handler/msg_handler.v \
../../rtl/msg_handler/msg_handler.v \
../../rtl/msg_handler/msg_handler_top.v
../../rtl/msg_handler/msg_handler_top.v
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.