OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_i2c_onoff_asic.v] - Diff between revs 180 and 200

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 180 Rev 200
Line 225... Line 225...
      dbg_i2c_wr(CPU_CTL,  16'h0002);
      dbg_i2c_wr(CPU_CTL,  16'h0002);
 
 
      test_nr = 9;
      test_nr = 9;
 
 
      // Generate IRQ to terminate the test pattern
      // Generate IRQ to terminate the test pattern
      irq[1] = 1'b1;
      irq[`IRQ_NR-15] = 1'b1;
      @(r13);
      @(r13);
      irq[1] = 1'b0;
      irq[`IRQ_NR-15] = 1'b0;
 
 
      stimulus_done = 1;
      stimulus_done = 1;
 
 
  `else
  `else
      $display(" ===============================================");
      $display(" ===============================================");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.