URL
https://opencores.org/ocsvn/pcie_ds_dma/pcie_ds_dma/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 47 |
Rev 50 |
| Line 55... |
Line 55... |
#set log_test "src\\testbench\\log\\file_"
|
#set log_test "src\\testbench\\log\\file_"
|
#set log_test $log_test$tc_name.log
|
#set log_test $log_test$tc_name.log
|
|
|
|
|
transcript to $log_name
|
transcript to $log_name
|
asim -noglitch -noglitchmsg +notimingchecks +no_tchk_msg -relax glbl -ieee_nowarn -O5 -L secureip -g test_id=$tc_id +access +r +m+$tc_name stend_ambpex5_wishbone stend_ambpex5_wishbone
|
asim -noglitch -noglitchmsg +notimingchecks +no_tchk_msg -relax glbl -ieee_nowarn -O5 -L secureip -g test_id=$tc_id +access +r +m+$tc_name stend_ac701_core stend_ac701_core
|
#asim -ieee_nowarn -g test_id=$tc_id -g test_log=$log_test +access +r +m+$tc_name stend_sp605_wishbone stend_sp605_wishbone
|
|
run $tc_time
|
run $tc_time
|
endsim;
|
endsim;
|
|
|
set glog_file [open $::glbl_log a]
|
set glog_file [open $::glbl_log a]
|
puts $glog_file [parse_log $log_name $tc_name ]
|
puts $glog_file [parse_log $log_name $tc_name ]
|
| Line 78... |
Line 77... |
|
|
#
|
#
|
#
|
#
|
onerror {resume}
|
onerror {resume}
|
|
|
#run_test "test_dsc_incorrect" 0 "300 us"
|
run_test "test_dsc_incorrect" 0 "300 us"
|
#run_test "test_read_4kB" 1 "300 us"
|
run_test "test_read_4kB" 1 "300 us"
|
run_test "test_adm_read_8kb" 2 "350 us"
|
run_test "test_adm_read_8kb" 2 "350 us"
|
|
run_test "test_adm_read_16kb" 3 "600 us"
|
|
run_test "test_adm_write_16kb" 4 "600 us"
|
|
run_test "test_block_main" 5 "500 us"
|
|
|
|
|
exit
|
exit
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.