OpenCores
URL https://opencores.org/ocsvn/plasma/plasma/trunk

Subversion Repositories plasma

[/] [plasma/] [trunk/] [tools/] [plasma.h] - Diff between revs 412 and 421

Show entire file | Details | Blame | View Log

Rev 412 Rev 421
Line 21... Line 21...
#define MISC_BASE         0x20000000
#define MISC_BASE         0x20000000
#define UART_WRITE        0x20000000
#define UART_WRITE        0x20000000
#define UART_READ         0x20000000
#define UART_READ         0x20000000
#define IRQ_MASK          0x20000010
#define IRQ_MASK          0x20000010
#define IRQ_STATUS        0x20000020
#define IRQ_STATUS        0x20000020
#define GPIO0_OUT         0x20000030
#define GPIO0_SET         0x20000030
#define GPIO0_CLEAR       0x20000040
#define GPIO0_CLEAR       0x20000040
#define GPIOA_IN          0x20000050
#define GPIOA_IN          0x20000050
#define COUNTER_REG       0x20000060
#define COUNTER_REG       0x20000060
#define ETHERNET_REG      0x20000070
#define ETHERNET_REG      0x20000070
#define FLASH_BASE        0x30000000
#define FLASH_BASE        0x30000000
 
 
/*********** GPIO out bits ***************/
/*********** GPIO out bits ***************/
#define ETHERNET_MDIO     0x00200000
#define ETHERNET_MDIO     0x00200000
#define ETHERNET_MDIO_WE  0x00400000
#define ETHERNET_MDIO_WE  0x00400000
#define ETHERENT_MDC      0x00800000
#define ETHERNET_MDC      0x00800000
#define ETHERNET_ENABLE   0x01000000
#define ETHERNET_ENABLE   0x01000000
 
 
/*********** Interrupt bits **************/
/*********** Interrupt bits **************/
#define IRQ_UART_READ_AVAILABLE  0x01
#define IRQ_UART_READ_AVAILABLE  0x01
#define IRQ_UART_WRITE_AVAILABLE 0x02
#define IRQ_UART_WRITE_AVAILABLE 0x02

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.