OpenCores
URL https://opencores.org/ocsvn/rtf8088/rtf8088/trunk

Subversion Repositories rtf8088

[/] [rtf8088/] [trunk/] [rtl/] [verilog/] [CALL_IN.v] - Diff between revs 2 and 7

Show entire file | Details | Blame | View Log

Rev 2 Rev 7
Line 1... Line 1...
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
// CALL NEAR Indirect
// CALL NEAR Indirect
//
//
// 2009-2012 Robert Finch
// 2009-2012 Robert Finch
// robfinch<remove>@opencores.org
// robfinch<remove>@finitron.ca
//
//
// This source file is free software: you can redistribute it and/or modify 
// This source file is free software: you can redistribute it and/or modify 
// it under the terms of the GNU Lesser General Public License as published 
// it under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation, either version 3 of the License, or     
// by the Free Software Foundation, either version 3 of the License, or     
// (at your option) any later version.                                      
// (at your option) any later version.                                      
Line 18... Line 18...
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
// along with this program.  If not, see <http://www.gnu.org/licenses/>.    
//
//
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
//- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
//
//
CALL_IN:
CALL_IN:
        if (!cyc_o) begin
        if (!cyc_o)
                cyc_type <= `CT_WRMEM;
                write(`CT_WRMEM,sssp,ip[15:8]);
                cyc_o <= 1'b1;
 
                stb_o <= 1'b1;
 
                we_o  <= 1'b1;
 
                adr_o <= sssp;
 
                dat_o <= ip[15:8];
 
        end
 
        else if (ack_i) begin
        else if (ack_i) begin
                cyc_type <= `CT_PASSIVE;
                pause_stack_push();
                state <= CALL_IN1;
                state <= CALL_IN1;
                sp <= sp_dec;
 
                stb_o <= 1'b0;
 
                we_o  <= 1'b0;
 
        end
        end
CALL_IN1:
CALL_IN1:
        if (!stb_o) begin
        if (!stb_o)
                cyc_type <= `CT_WRMEM;
                write(`CT_WRMEM,sssp,ip[7:0]);
                cyc_o <= 1'b1;
 
                stb_o <= 1'b1;
 
                we_o  <= 1'b1;
 
                adr_o <= sssp;
 
                dat_o <= ip[7:0];
 
        end
 
        else if (ack_i) begin
        else if (ack_i) begin
                cyc_type <= `CT_PASSIVE;
                nack();
                ea <= {cs,`SEG_SHIFT}+b;
                ea <= {cs,`SEG_SHIFT}+b;
                if (mod==2'b11) begin
                if (mod==2'b11) begin
                        ip <= b;
                        ip <= b;
                        state <= IFETCH;
                        state <= IFETCH;
                end
                end
                else
                else
                        state <= CALL_IN2;
                        state <= CALL_IN2;
                cyc_o <= 1'b0;
 
                stb_o <= 1'b0;
 
                we_o  <= 1'b0;
 
        end
        end
CALL_IN2:
CALL_IN2:
        if (!cyc_o) begin
        if (!cyc_o)
                cyc_type <= `CT_RDMEM;
                read(`CT_RDMEM,ea);
                cyc_o <= 1'b1;
 
                stb_o <= 1'b1;
 
                we_o  <= 1'b0;
 
                adr_o <= ea;
 
        end
 
        else if (ack_i) begin
        else if (ack_i) begin
                cyc_type <= `CT_PASSIVE;
                pause_read();
                stb_o <= 1'b0;
 
                state <= CALL_IN3;
                state <= CALL_IN3;
                b[7:0] <= dat_i;
                b[7:0] <= dat_i;
        end
        end
CALL_IN3:
CALL_IN3:
        if (!stb_o) begin
        if (!stb_o)
                cyc_type <= `CT_RDMEM;
                read(`CT_RDMEM,ea_inc);
                stb_o <= 1'b1;
 
                adr_o <= ea_inc;
 
        end
 
        else if (ack_i) begin
        else if (ack_i) begin
                cyc_type <= `CT_PASSIVE;
                nack();
                state <= CALL_IN4;
                state <= CALL_IN4;
                cyc_o <= 1'b0;
 
                stb_o <= 1'b0;
 
                b[15:8] <= dat_i;
                b[15:8] <= dat_i;
        end
        end
CALL_IN4:
CALL_IN4:
        begin
        begin
                state <= IFETCH;
                state <= IFETCH;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.