URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 134 |
Rev 135 |
| Line 1... |
Line 1... |
|
|
|
|
|
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://digilentinc.com"
|
xmlns:socgen="http://digilentinc.com"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
digilentinc.com
|
digilentinc.com
|
Nexys2
|
Nexys2
|
sram
|
sram
|
def default
|
def
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
fs-sim
|
|
|
|
|
|
|
|
|
dest_dir../verilog/
|
dest_dir../verilog/
|
verilogSourcelibraryDir
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
fs-syn
|
|
|
|
|
|
|
|
|
dest_dir../verilog/
|
dest_dir../verilog/
|
verilogSourcelibraryDir
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-lint
|
fs-lint
|
|
|
|
|
|
|
dest_dir../verilog/lint/
|
dest_dir../verilog/lint/
|
verilogSourcelibraryDir
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
verilog
|
|
cde_sram_def
|
|
|
|
|
|
ADDR
|
|
8
|
|
|
|
|
|
WIDTH
|
|
8
|
|
|
|
|
|
WORDS
|
|
256
|
|
|
|
|
|
WRITETHRU
|
|
1
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
lintlint
|
|
Verilog
|
|
|
|
|
|
fs-lint
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
rtl
|
|
verilog:Kactus2:
|
|
verilog
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
lint:*Lint:*
|
|
Verilog
|
|
|
|
|
|
fs-lint
|
|
|
|
|
|
|
|
|
|
|
|
|
ADDR10
|
|
WIDTH8
|
|
WORDS1024
|
|
WRITETHRU0
|
|
|
|
|
|
|
|
|
|
clk
|
|
wire
|
|
in
|
|
|
|
|
|
cs
|
|
wire
|
|
in
|
|
|
|
|
|
wr
|
|
wire
|
|
in
|
|
|
|
|
|
rd
|
|
wire
|
|
in
|
|
|
|
|
|
|
|
addr
|
|
wire
|
|
in
|
|
ADDR-10
|
|
|
|
|
|
|
|
|
ADDR10
|
|
WIDTH8
|
|
WORDS1024
|
|
WRITETHRU0
|
|
|
|
|
wdata
|
|
wire
|
|
in
|
|
WIDTH-10
|
|
|
|
|
|
rdata
|
clk
|
reg
|
wire
|
out
|
in
|
WIDTH-10
|
|
|
|
|
|
|
cs
|
|
wire
|
|
in
|
|
|
|
|
|
wr
|
|
wire
|
|
in
|
|
|
|
|
|
rd
|
|
wire
|
|
in
|
|
|
|
|
|
|
|
|
|
addr
|
|
wire
|
|
in
|
|
ADDR-10
|
|
|
|
|
|
|
|
wdata
|
|
wire
|
|
in
|
|
WIDTH-10
|
|
|
|
|
|
rdata
|
|
reg
|
|
out
|
|
WIDTH-10
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.