URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 134 |
Rev 135 |
| Line 25... |
Line 25... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
Mos6502
|
Mos6502
|
T6502
|
T6502
|
ctrl.design
|
ctrl.design
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_l_wr
|
|
wire
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_h_wr
|
|
wire
|
|
|
|
|
|
|
clk
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_rd
|
|
wire
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg0_add
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
clk
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_rd
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_rdata
|
pg0_add
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_rdata
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_wdata
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_rd
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_wdata
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_rdata
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_rdata
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_wdata
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_l_wr
|
|
|
|
|
|
|
|
|
|
|
|
|
mem_wdata
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_h_wr
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_l_wr
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_h_wr
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_l
|
|
|
|
|
|
PG0_WIDTH
|
|
PG0_ADDR
|
|
PG0_WORDS
|
|
PG0_WRITETHRU
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_h
|
|
|
|
|
|
PG0_WIDTH
|
|
PG0_ADDR
|
|
PG0_WORDS
|
|
PG0_WRITETHRU
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_l
|
|
|
|
|
|
PG0_WIDTH
|
|
PG0_ADDR
|
|
PG0_WORDS
|
|
PG0_WRITETHRU
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
pg00_ram_h
|
|
|
|
|
|
PG0_WIDTH
|
|
PG0_ADDR
|
|
PG0_WORDS
|
|
PG0_WRITETHRU
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.