OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [rtl/] [xml/] [adv_dbg_if_cpu1_i.xml] - Diff between revs 133 and 135

Show entire file | Details | Blame | View Log

Rev 133 Rev 135
Line 25... Line 25...
//   You should have received a copy of the GNU Lesser General            //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
//                                                                        //
-->
-->
 
 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
 
opencores.org
opencores.org
adv_debug_sys
adv_debug_sys
adv_dbg_if
adv_dbg_if
cpu1_i  default
cpu1_i
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 cpu1_clk
 cpu1_clk
  
  
  
  
  
      
    
  
      
    
        clk
      
        cpu1_clk_i
        clk
      
        cpu1_clk_i
    
      
 
    
 
                
 
      
 
  
 
 
 
 
 
 
 
 
 
 
 cpu1_reset
 
  
 
  
 
  
 
    
 
      
 
        reset
 
        cpu1_rst_o
 
      
 
    
 
 
 
 
 
 
 cpu1_reset
 
  
 
  
 
      
 
  
 
    
 
      
 
        reset
 
        cpu1_rst_o
 
      
 
    
 
        
 
      
 
  
 
 
 
 
 
 
 
 
cpu1_debug
 
  
 
  
 
    
 
 
 
        
cpu1_debug
         addr
  
         
  
         cpu1_addr_o
      
           310
 
         
    
       
 
 
 
 
        
 
         addr
 
         
 
         cpu1_addr_o
 
           310
 
         
 
       
 
 
        
 
         wdata
 
         
 
         cpu1_data_o
 
           310
 
         
 
       
 
 
 
 
        
 
         wdata
 
         
 
         cpu1_data_o
 
           310
 
         
 
       
 
 
        
 
         rdata
 
         
 
         cpu1_data_i
 
           310
 
         
 
       
 
 
 
 
        
 
         rdata
 
         
 
         cpu1_data_i
 
           310
 
         
 
       
 
 
 
 
 
 
      
 
        stall
 
        cpu1_stall_o
 
      
 
 
 
 
      
 
        stall
 
        cpu1_stall_o
 
      
 
 
 
 
      
 
        bp
 
        cpu1_bp_i
 
      
 
 
 
 
      
 
        bp
 
        cpu1_bp_i
 
      
 
 
      
 
        stb
 
        cpu1_stb_o
 
      
 
 
 
 
      
 
        stb
 
        cpu1_stb_o
 
      
 
 
      
 
        we
 
        cpu1_we_o
 
      
 
 
 
 
      
 
        we
 
        cpu1_we_o
 
      
 
 
      
 
        ack
 
        cpu1_ack_i
 
      
 
 
 
 
      
 
        ack
 
        cpu1_ack_i
 
      
 
 
    
 
 
 
 
 
 
    
 
 
 
        
 
      
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
       
 
 
 
 
 
 
 
      
 
 
 
 
 
 
 
 
 
 
 
 
       
 
 
 
 
 
 
 
      
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.