OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [sim/] [testbenches/] [xml/] [adv_dbg_if_wb_bfm.design.xml] - Diff between revs 131 and 135

Show entire file | Details | Blame | View Log

Rev 131 Rev 135
Line 25... Line 25...
//   You should have received a copy of the GNU Lesser General            //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
//                                                                        //
-->
-->
 
 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
 
opencores.org
opencores.org
adv_debug_sys
adv_debug_sys
adv_dbg_if
adv_dbg_if
wb_bfm.design
wb_bfm.design
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
  
      clk
      clk
      
      
      
      
    
    
 
 
  
  
      reset
      reset
      
      
      
      
    
    
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    
    
      wb
      wb
      
      
          
          
          
          
          adr
          adr
          
          
          wb_adr_o
          wb_adr_o
          310
          310
          
          
          
          
 
 
 
 
          
          
          wdata
          wdata
          
          
          wb_dat_o
          wb_dat_o
          310
          310
          
          
          
          
 
 
 
 
          
          
          rdata
          rdata
          
          
          wb_dat_i
          wb_dat_i
          310
          310
          
          
          
          
 
 
 
 
          
          
          sel
          sel
          
          
          wb_sel_o
          wb_sel_o
          wb_byte_lanes-10
          wb_byte_lanes-10
          
          
          
          
 
 
          
          
          ack
          ack
          
          
          wb_ack_i
          wb_ack_i
          
          
          
          
 
 
          
          
          cyc
          cyc
          
          
          wb_cyc_o
          wb_cyc_o
          
          
          
          
 
 
          
          
          stb
          stb
          
          
          wb_stb_o
          wb_stb_o
          
          
          
          
 
 
          
          
          we
          we
          
          
          wb_we_o
          wb_we_o
          
          
          
          
 
 
          
          
      
      
 
 
 
 
    
    
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
wb_ram 
wb_ram 
 
 
 wb_addr_width
 wb_addr_width
 32
 32
 14
 14
 65536
 65536
 "NONE"
 "NONE"
 "NONE"
 "NONE"
 "NONE"
 "NONE"
 "NONE"
 "NONE"
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.