OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [fpgas/] [ip/] [Nexys2_T6502/] [sim/] [testbenches/] [xml/] [Nexys2_T6502_default_dut.params.xml] - Diff between revs 133 and 135

Show entire file | Details | Blame | View Log

Rev 133 Rev 135
Line 4... Line 4...
//                 //
//                 //
//                                                //
//                                                //
//       //
//       //
//                                                //
//                                                //
-->
-->
 
 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
opencores.org
opencores.org
fpgas
fpgas
Nexys2_T6502
Nexys2_T6502
default_dut.params
default_dut.params
 
 
 
 
      
      
 
 
              
              
              Dut
              Dut
 
 
              
              
                                   spirit:library="fpgas"
                                   ipxact:library="fpgas"
                                   spirit:name="Nexys2_T6502"
                                   ipxact:name="Nexys2_T6502"
                                   spirit:version="default_duth.design"/>
                                   ipxact:version="default_duth.design"/>
              
              
      
      
 
 
    RAM_WORDS2048
    RAM_WORDS2048
    RAM_ADD11
    RAM_ADD11
    ROM_WORDS128
    ROM_WORDS128
    ROM_ADD7
    ROM_ADD7
    ROM_FILE"NONE"
    ROM_FILE"NONE"
    PROG_ROM_FILE"NONE"
    PROG_ROM_FILE"NONE"
    PROG_ROM_WORDS128
    PROG_ROM_WORDS128
    PROG_ROM_ADD7
    PROG_ROM_ADD7
    VEC_TABLE8'hff
    VEC_TABLE8'hff
    STARTUP"NONE"
    STARTUP"NONE"
    FONT"NONE"
    FONT"NONE"
    CLOCK_FREQ50
    CLOCK_FREQ50
    CLOCK_PLL_MULT2
    CLOCK_PLL_MULT2
    CLOCK_PLL_DIV4
    CLOCK_PLL_DIV4
    CLOCK_PLL_SIZE4
    CLOCK_PLL_SIZE4
    CLOCK_SRC0
    CLOCK_SRC0
    RESET_SENSE0
    RESET_SENSE0
    UART_PRESCALE5'b01100
    UART_PRESCALE5'b01100
    UART_PRE_SIZE5
    UART_PRE_SIZE5
    UART_DIV0
    UART_DIV0
    JTAG_USER1_WIDTH8
    JTAG_USER1_WIDTH8
    JTAG_USER1_RESET8'h12
    JTAG_USER1_RESET8'h12
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.