URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Show entire file |
Details |
Blame |
View Log
| Rev 134 |
Rev 135 |
| Line 4... |
Line 4... |
// Generated File Do Not EDIT //
|
// Generated File Do Not EDIT //
|
// //
|
// //
|
// ./tools/verilog/gen_tb -vendor opencores.org -library io -component io_module -version def //
|
// ./tools/verilog/gen_tb -vendor opencores.org -library io -component io_module -version def //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
opencores.org
|
opencores.org
|
io
|
io
|
io_module
|
io_module
|
def_duth.design
|
def_duth.design
|
|
|
|
|
|
|
clk
|
clk
|
|
|
|
|
|
|
|
|
|
|
cts_pad_in
|
cts_pad_in
|
|
|
|
|
|
|
|
|
|
|
enable
|
enable
|
|
|
|
|
|
|
|
|
|
|
ext_addr
|
ext_addr
|
|
|
|
|
|
|
|
|
|
|
ext_cs
|
ext_cs
|
|
|
|
|
|
|
|
|
|
|
ext_lb
|
ext_lb
|
|
|
|
|
|
|
|
|
|
|
ext_rd
|
ext_rd
|
|
|
|
|
|
|
|
|
|
|
ext_rdata
|
ext_rdata
|
|
|
|
|
|
|
|
|
|
|
ext_stb
|
ext_stb
|
|
|
|
|
|
|
|
|
|
|
ext_ub
|
ext_ub
|
|
|
|
|
|
|
|
|
|
|
ext_wait
|
ext_wait
|
|
|
|
|
|
|
|
|
|
|
ext_wdata
|
ext_wdata
|
|
|
|
|
|
|
|
|
|
|
ext_wr
|
ext_wr
|
|
|
|
|
|
|
|
|
|
|
gpio_0_in
|
gpio_0_in
|
|
|
|
|
|
|
|
|
|
|
gpio_0_oe
|
gpio_0_oe
|
|
|
|
|
|
|
|
|
|
|
gpio_0_out
|
gpio_0_out
|
|
|
|
|
|
|
|
|
|
|
gpio_1_in
|
gpio_1_in
|
|
|
|
|
|
|
|
|
|
|
gpio_1_oe
|
gpio_1_oe
|
|
|
|
|
|
|
|
|
|
|
gpio_1_out
|
gpio_1_out
|
|
|
|
|
|
|
|
|
|
|
int_out
|
int_out
|
|
|
|
|
|
|
|
|
|
|
mem_addr
|
mem_addr
|
|
|
|
|
|
|
|
|
|
|
mem_cs
|
mem_cs
|
|
|
|
|
|
|
|
|
|
|
mem_rd
|
mem_rd
|
|
|
|
|
|
|
|
|
|
|
mem_rdata
|
mem_rdata
|
|
|
|
|
|
|
|
|
|
|
mem_wait
|
mem_wait
|
|
|
|
|
|
|
|
|
|
|
mem_wdata
|
mem_wdata
|
|
|
|
|
|
|
|
|
|
|
mem_wr
|
mem_wr
|
|
|
|
|
|
|
|
|
|
|
ms_left
|
ms_left
|
|
|
|
|
|
|
|
|
|
|
ms_mid
|
ms_mid
|
|
|
|
|
|
|
|
|
|
|
ms_right
|
ms_right
|
|
|
|
|
|
|
|
|
|
|
new_packet
|
new_packet
|
|
|
|
|
|
|
|
|
|
|
pic_irq
|
pic_irq
|
|
|
|
|
|
|
|
|
|
|
pic_irq_in
|
pic_irq_in
|
|
|
|
|
|
|
|
|
|
|
pic_nmi
|
pic_nmi
|
|
|
|
|
|
|
|
|
|
|
ps2_clk_pad_in
|
ps2_clk_pad_in
|
|
|
|
|
|
|
|
|
|
|
ps2_clk_pad_oe
|
ps2_clk_pad_oe
|
|
|
|
|
|
|
|
|
|
|
ps2_data_avail
|
ps2_data_avail
|
|
|
|
|
|
|
|
|
|
|
ps2_data_pad_in
|
ps2_data_pad_in
|
|
|
|
|
|
|
|
|
|
|
ps2_data_pad_oe
|
ps2_data_pad_oe
|
|
|
|
|
|
|
|
|
|
|
reg_mb_addr
|
reg_mb_addr
|
|
|
|
|
|
|
|
|
|
|
reg_mb_cs
|
reg_mb_cs
|
|
|
|
|
|
|
|
|
|
|
reg_mb_rd
|
reg_mb_rd
|
|
|
|
|
|
|
|
|
|
|
reg_mb_rdata
|
reg_mb_rdata
|
|
|
|
|
|
|
|
|
|
|
reg_mb_wait
|
reg_mb_wait
|
|
|
|
|
|
|
|
|
|
|
reg_mb_wdata
|
reg_mb_wdata
|
|
|
|
|
|
|
|
|
|
|
reg_mb_wr
|
reg_mb_wr
|
|
|
|
|
|
|
|
|
|
|
reset
|
reset
|
|
|
|
|
|
|
|
|
|
|
rts_pad_out
|
rts_pad_out
|
|
|
|
|
|
|
|
|
|
|
rx_irq
|
rx_irq
|
|
|
|
|
|
|
|
|
|
|
timer_irq
|
timer_irq
|
|
|
|
|
|
|
|
|
|
|
tx_irq
|
tx_irq
|
|
|
|
|
|
|
|
|
|
|
uart_rxd_pad_in
|
uart_rxd_pad_in
|
|
|
|
|
|
|
|
|
|
|
uart_txd_pad_out
|
uart_txd_pad_out
|
|
|
|
|
|
|
|
|
|
|
vector
|
vector
|
|
|
|
|
|
|
|
|
|
|
vga_blue_pad_out
|
vga_blue_pad_out
|
|
|
|
|
|
|
|
|
|
|
vga_green_pad_out
|
vga_green_pad_out
|
|
|
|
|
|
|
|
|
|
|
vga_hsync_n_pad_out
|
vga_hsync_n_pad_out
|
|
|
|
|
|
|
|
|
|
|
vga_red_pad_out
|
vga_red_pad_out
|
|
|
|
|
|
|
|
|
|
|
vga_vsync_n_pad_out
|
vga_vsync_n_pad_out
|
|
|
|
|
|
|
|
|
|
|
vic_irq_in
|
vic_irq_in
|
|
|
|
|
|
|
|
|
|
|
x_pos
|
x_pos
|
|
|
|
|
|
|
|
|
|
|
y_pos
|
y_pos
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
dut
|
dut
|
|
|
|
|
ADDR_WIDTH
|
ADDR_WIDTH
|
BASE_WIDTH
|
BASE_WIDTH
|
IRQ_MODE
|
IRQ_MODE
|
NMI_MODE
|
NMI_MODE
|
UART_DIV
|
UART_DIV
|
UART_PRESCALE
|
UART_PRESCALE
|
UART_PRE_SIZE
|
UART_PRE_SIZE
|
|
|
|
|
|
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.