OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_uart/] [rtl/] [xml/] [io_uart_def.design.xml] - Diff between revs 131 and 135

Show entire file | Details | Blame | View Log

Rev 131 Rev 135
Line 25... Line 25...
//   You should have received a copy of the GNU Lesser General            //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
//                                                                        //
-->
-->
 
 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
 
opencores.org
opencores.org
io
io
io_uart
io_uart
def.design
def.design
 
 
 
 
 
 
 
 
 
 
 
 
status
status
wire
wire
 
 
70
70
 
 
 
 
rcv_data
rcv_data
wire
wire
 
 
70
70
 
 
 
 
cntrl
cntrl
wire
wire
 
 
70
70
 
 
 
 
lat_wdata
lat_wdata
reg
reg
 
 
70
70
 
 
 
 
 
 
txd_load
txd_load
reg
reg
 
 
 
 
 
 
 
 
 
 
rxd_data_avail_stb
rxd_data_avail_stb
reg
reg
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
    
   
 
 
    
     uart
      
       
      
       
 
      
 
 
 
   
 
      rxd_data_avail
 
       
 
       
 
      
 
 
    
 
      
 
      
 
 
 
 
   
 
      txd_buffer_empty
 
       
 
       
 
      
 
 
    
  
      
 
      
 
 
 
 
 
 
 
 
 
 
  
 
      clk
 
      
 
      
 
    
 
 
 
 
    
  
 
      reset
 
      
 
      
 
    
 
 
 
 
 
 
 
 
 
  
 
      cts_pad_in
 
      
 
      
 
    
 
 
  
  
      clk
      rts_pad_out
      
      
      
      
    
    
 
 
 
 
  
 
      reset
 
      
 
      
 
    
 
 
 
 
 
 
 
 
      cntrl
 
      
 
      
 
    
 
 
  
 
      cts_pad_in
 
      
 
      
 
    
 
 
 
  
 
      rts_pad_out
      cntrl
      
      
      
      
    
    
 
 
 
 
 
 
 
      cntrl
 
      
 
      
 
    
 
 
 
 
 
 
      cntrl
      cntrl
      
      
      
      
    
    
 
 
 
 
 
 
      cntrl
      cntrl
      
      
      
      
    
    
 
 
 
 
 
 
      cntrl
      lat_wdata
      
      
      
      
    
    
 
 
 
 
 
 
      cntrl
      txd_load
      
      
      
      
    
    
 
 
 
 
 
 
      cntrl
      rcv_data
      
      
      
      
    
    
 
 
 
 
 
 
      lat_wdata
      cntrl
      
      
      
      
    
    
 
 
 
 
 
 
      txd_load
      cntrl
      
      
      
      
    
    
 
 
 
 
 
 
      rcv_data
      status
      
      
      
      
    
    
 
 
 
 
 
 
      cntrl
      status
      
      
      
      
    
    
 
 
 
 
 
 
      cntrl
      rxd_data_avail_stb
      
      
      
      
    
    
 
 
 
 
 
      rxd_data_avail
 
      
 
      
 
    
 
 
 
 
      status
      status
      
      
      
      
    
    
 
 
 
 
 
      status
 
      
 
      
 
    
 
 
 
 
      status
 
      
 
      
 
    
 
 
 
 
  
 
      
 
    
 
 
 
 
      rxd_data_avail_stb
 
      
 
      
 
    
 
 
 
 
 
      rxd_data_avail
 
      
 
      
 
    
 
 
 
 
 
      status
 
      
 
      
 
    
 
 
 
 
 
      status
 
      
 
      
 
    
 
 
 
 
 
 
 
  
 
      
uart
    
 
 
 
 
 PRESCALE
 
 PRE_SIZE
 
 DIV
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
uart
 
 
 
 
 
 PRESCALE
 
 PRE_SIZE
 
 DIV
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.