| Line 25... |
Line 25... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
io
|
io
|
io_vic
|
io_vic
|
def default
|
def
|
|
|
|
|
|
|
|
|
|
|
slave_clk
|
slave_clk
|
|
|
|
|
|
|
|
|
|
|
clk
|
|
clk
|
clk
|
|
clk
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
slave_reset
|
slave_reset
|
|
|
|
|
|
|
|
|
|
|
reset
|
|
reset
|
reset
|
|
reset
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mb
|
mb
|
|
|
|
|
little
|
|
8
|
|
|
|
|
|
|
rdata
|
rdata
|
|
|
rdata
|
rdata
|
wire
|
wire
|
70
|
70
|
|
|
|
|
|
|
|
|
|
addr
|
addr
|
|
|
addr
|
addr
|
30
|
30
|
|
|
|
|
|
|
|
|
wdata
|
wdata
|
|
|
wdata
|
wdata
|
70
|
70
|
|
|
|
|
|
|
|
|
|
|
rd
|
rd
|
|
|
rd
|
rd
|
|
|
|
|
|
|
|
|
wr
|
wr
|
|
|
wr
|
wr
|
|
|
|
|
|
|
|
|
cs
|
cs
|
|
|
cs
|
cs
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
little
|
|
8
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_registers
|
|
102.1
|
|
common
|
|
none
|
|
./tools/regtool/gen_registers
|
|
|
|
|
|
bus_intf
|
|
mb
|
|
|
|
|
|
dest_dir
|
|
../verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_registers
|
|
102.1
|
|
:*common:*
|
|
none
|
|
tools/regtool/gen_registers
|
|
|
|
|
|
bus_intf
|
|
mb
|
|
|
|
|
|
dest_dir
|
|
../verilog
|
|
|
|
|
|
|
|
|
|
|
gen_verilog
|
|
104.0
|
|
none
|
|
common
|
|
./tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
io_vic_def
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog
|
|
104.0
|
|
none
|
|
:*common:*
|
|
tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
io_vic_def
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
fs-common
|
../verilog/top.body
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
../verilog/top.body
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
fs-sim
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/common/io_vic_def
|
../verilog/copyright.v
|
verilogSourcemodule
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/common/io_vic_def
|
|
verilogSourcemodule
|
|
|
|
|
|
|
mb
|
|
../verilog/io_vic_def_mb
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
mb
|
|
../verilog/io_vic_def_mb
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
|
|
|
|
spirit:library="io"
|
|
spirit:name="io_vic"
|
|
spirit:version="def.design"/>
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
Hierarchical
|
|
|
|
|
|
|
|
|
|
|
commoncommon
|
verilog
|
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="verilog"/>
|
|
|
|
|
|
|
Verilog
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
common:*common:*
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
Verilog
|
|
|
|
|
|
fs-common
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
|
Verilog
|
doc
|
|
|
|
|
fs-sim
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
IRQ_MODE8'h00
|
doc
|
VEC_008'he0
|
|
VEC_018'he2
|
|
VEC_028'he4
|
ipxact:library="Testbench"
|
VEC_038'he6
|
ipxact:name="toolflow"
|
VEC_048'he8
|
ipxact:version="documentation"/>
|
VEC_058'hea
|
|
VEC_068'hec
|
:*Documentation:*
|
VEC_078'hee
|
Verilog
|
VEC_NONE8'h00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
enable
|
|
wire
|
|
in
|
|
|
|
|
|
|
|
|
|
int_in
|
|
wire
|
|
in
|
|
70
|
|
|
|
|
|
irq_out
|
enable
|
reg
|
wire
|
out
|
in
|
|
|
|
|
vector
|
|
reg
|
|
out
|
|
70
|
|
|
|
|
|
|
|
|
|
|
|
|
clk
|
|
wire
|
|
in
|
|
|
|
|
|
|
|
reset
|
|
wire
|
mb
|
in
|
8
|
|
|
|
mb
|
|
0x00
|
|
|
|
|
|
mb_microbus
|
|
0x10
|
|
8
|
|
|
|
|
cs
|
|
wire
|
|
in
|
|
|
|
|
|
|
int_in
|
|
0x0
|
|
8
|
|
read-only
|
|
|
|
|
|
|
rd
|
irq_enable
|
wire
|
0x2
|
in
|
8
|
|
read-write
|
|
|
|
|
|
|
wr
|
|
wire
|
|
in
|
|
|
|
|
|
|
irq_act
|
|
0x6
|
|
8
|
|
read-only
|
|
|
|
|
|
|
addr
|
irq_vec
|
wire
|
0x8
|
in
|
8
|
30
|
read-only
|
|
|
|
|
|
|
|
|
wdata
|
|
wire
|
|
in
|
|
70
|
|
|
|
|
|
|
|
rdata
|
|
wire
|
|
out
|
|
70
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
int_in
|
|
wire
|
|
in
|
|
70
|
|
|
|
|
|
irq_out
|
|
reg
|
|
out
|
|
|
|
|
|
vector
|
|
reg
|
|
out
|
|
70
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mb
|
|
8
|
|
|
|
mb
|
|
0x00
|
|
|
|
|
|
mb_microbus
|
|
0x10
|
|
8
|
|
|
|
|
|
|
|
int_in
|
|
0x0
|
|
8
|
|
read-only
|
|
|
|
|
|
|
|
irq_enable
|
|
0x2
|
|
8
|
|
read-write
|
|
|
|
|
|
|
|
|
|
irq_act
|
|
0x6
|
|
8
|
|
read-only
|
|
|
|
|
|
|
|
irq_vec
|
|
0x8
|
|
8
|
|
read-only
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
