OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [uart/] [sim/] [testbenches/] [xml/] [uart_rx_duth.design.xml] - Diff between revs 133 and 135

Show entire file | Details | Blame | View Log

Rev 133 Rev 135
Line 4... Line 4...
// Generated File Do Not EDIT                                                                         //
// Generated File Do Not EDIT                                                                         //
//                                                                                                    //
//                                                                                                    //
// ./tools/verilog/gen_tb -vendor opencores.org -library logic  -component uart  -version rx //
// ./tools/verilog/gen_tb -vendor opencores.org -library logic  -component uart  -version rx //
//                                                                                                    //
//                                                                                                    //
-->
-->
 
 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
opencores.org
opencores.org
logic
logic
uart
uart
rx_duth.design
rx_duth.design
 
 
 
 
 
 
clk
clk
 
 
 
 
 
 
 
 
 
 
cts_out
cts_out
 
 
 
 
 
 
 
 
 
 
cts_pad_in
cts_pad_in
 
 
 
 
 
 
 
 
 
 
divider_in
divider_in
 
 
 
 
 
 
 
 
 
 
parity_enable
parity_enable
 
 
 
 
 
 
 
 
 
 
reset
reset
 
 
 
 
 
 
 
 
 
 
rts_in
rts_in
 
 
 
 
 
 
 
 
 
 
rts_pad_out
rts_pad_out
 
 
 
 
 
 
 
 
 
 
rxd_data_avail
rxd_data_avail
 
 
 
 
 
 
 
 
 
 
rxd_data_avail_IRQ
 
 
 
 
rxd_data_avail_stb
 
 
 
 
 
 
rxd_data_avail_stb
 
 
 
 
rxd_data_out
 
 
 
 
 
 
rxd_data_out
 
 
 
 
rxd_force_parity
 
 
 
 
 
 
rxd_force_parity
 
 
 
 
rxd_pad_in
 
 
 
 
 
 
rxd_pad_in
 
 
 
 
rxd_parity
 
 
 
 
 
 
rxd_parity
 
 
 
 
rxd_parity_error
 
 
 
 
 
 
rxd_parity_error
 
 
 
 
rxd_stop_error
 
 
 
 
 
 
rxd_stop_error
 
 
 
 
txd_break
 
 
 
 
 
 
txd_break
 
 
 
 
txd_buffer_empty
 
 
 
 
 
 
txd_buffer_empty
 
 
 
 
txd_data_in
 
 
 
 
 
 
txd_data_in
 
 
 
 
txd_force_parity
 
 
 
 
 
 
txd_force_parity
 
 
 
 
txd_load
 
 
 
 
 
 
txd_load
 
 
 
 
txd_pad_out
 
 
 
 
 
 
txd_pad_out
 
 
 
 
txd_parity
 
 
 
 
 
 
txd_parity
 
 
 
 
 
 
 
 
 
 
 
 
dut
 
 
 
 
 
 DIV
dut
 DIV_SIZE
 
 PRESCALE
 
 PRE_SIZE
 DIV
 RX_FIFO_SIZE
 DIV_SIZE
 RX_FIFO_WORDS
 PRESCALE
 SIZE
 PRE_SIZE
 
 RX_FIFO_SIZE
 
 RX_FIFO_WORDS
 
 SIZE
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.