OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bfm.design.xml] - Diff between revs 134 and 135

Show entire file | Details | Blame | View Log

Rev 134 Rev 135
Line 25... Line 25...
//   You should have received a copy of the GNU Lesser General            //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
//                                                                        //
-->
-->
 
 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
 
opencores.org
opencores.org
wishbone
wishbone
wb_uart16550
wb_uart16550
bfm.design
bfm.design
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
  
      clk
      clk
      
      
      
      
      
      
    
    
 
 
  
  
      reset
      reset
      
      
      
      
      
      
    
    
 
 
  
  
      srx_pad_i
      srx_pad_i
      
      
      
      
    
    
 
 
 
 
  
  
      stx_pad_o
      stx_pad_o
      
      
      
      
    
    
 
 
 
 
  
  
      wb_adr_i
      wb_adr_i
      
      
      
      
    
    
 
 
  
  
      wb_dat_o
      wb_dat_o
      
      
      
      
    
    
 
 
  
  
      wb_dat_i
      wb_dat_i
      
      
      
      
    
    
 
 
  
  
      wb_ack_o
      wb_ack_o
      
      
      
      
    
    
 
 
  
  
      wb_sel_i
      wb_sel_i
      
      
      
      
    
    
 
 
  
  
      wb_stb_i
      wb_stb_i
      
      
      
      
    
    
 
 
  
  
      wb_cyc_i
      wb_cyc_i
      
      
      
      
    
    
 
 
  
  
      wb_we_i
      wb_we_i
      
      
      
      
    
    
 
 
 
 
 
 
  
  
      
      
      
      
    
    
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
i_wb_master 
i_wb_master 
 
 
 WB_DATA_WIDTH
 WB_DATA_WIDTH
 WB_ADDR_WIDTH
 WB_ADDR_WIDTH
 
 
 
 
 
 
 
 
 
 
uart_model 
uart_model 
 
 
 UART_MODEL_CLKCNT
 UART_MODEL_CLKCNT
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.