// (C) 2001-2017 Intel Corporation. All rights reserved.
|
// (C) 2001-2017 Intel Corporation. All rights reserved.
|
// Your use of Intel Corporation's design tools, logic functions and other
|
// Your use of Intel Corporation's design tools, logic functions and other
|
// software and tools, and its AMPP partner logic functions, and any output
|
// software and tools, and its AMPP partner logic functions, and any output
|
// files any of the foregoing (including device programming or simulation
|
// files from any of the foregoing (including device programming or simulation
|
// files), and any associated documentation or information are expressly subject
|
// files), and any associated documentation or information are expressly subject
|
// to the terms and conditions of the Intel Program License Subscription
|
// to the terms and conditions of the Intel Program License Subscription
|
// Agreement, Intel MegaCore Function License Agreement, or other applicable
|
// Agreement, Intel FPGA IP License Agreement, or other applicable
|
// license agreement, including, without limitation, that your use is for the
|
// license agreement, including, without limitation, that your use is for the
|
// sole purpose of programming logic devices manufactured by Intel and sold by
|
// sole purpose of programming logic devices manufactured by Intel and sold by
|
// Intel or its authorized distributors. Please refer to the applicable
|
// Intel or its authorized distributors. Please refer to the applicable
|
// agreement for further details.
|
// agreement for further details.
|
|
|
|
|
module ulight_fifo_hps_0_fpga_interfaces(
|
module ulight_fifo_hps_0_fpga_interfaces(
|
// h2f_reset
|
// h2f_reset
|
output wire [1 - 1 : 0 ] h2f_rst_n
|
output wire [1 - 1 : 0 ] h2f_rst_n
|
// h2f_axi_clock
|
// h2f_axi_clock
|
,input wire [1 - 1 : 0 ] h2f_axi_clk
|
,input wire [1 - 1 : 0 ] h2f_axi_clk
|
// h2f_axi_master
|
// h2f_axi_master
|
,output wire [12 - 1 : 0 ] h2f_AWID
|
,output wire [12 - 1 : 0 ] h2f_AWID
|
,output wire [30 - 1 : 0 ] h2f_AWADDR
|
,output wire [30 - 1 : 0 ] h2f_AWADDR
|
,output wire [4 - 1 : 0 ] h2f_AWLEN
|
,output wire [4 - 1 : 0 ] h2f_AWLEN
|
,output wire [3 - 1 : 0 ] h2f_AWSIZE
|
,output wire [3 - 1 : 0 ] h2f_AWSIZE
|
,output wire [2 - 1 : 0 ] h2f_AWBURST
|
,output wire [2 - 1 : 0 ] h2f_AWBURST
|
,output wire [2 - 1 : 0 ] h2f_AWLOCK
|
,output wire [2 - 1 : 0 ] h2f_AWLOCK
|
,output wire [4 - 1 : 0 ] h2f_AWCACHE
|
,output wire [4 - 1 : 0 ] h2f_AWCACHE
|
,output wire [3 - 1 : 0 ] h2f_AWPROT
|
,output wire [3 - 1 : 0 ] h2f_AWPROT
|
,output wire [1 - 1 : 0 ] h2f_AWVALID
|
,output wire [1 - 1 : 0 ] h2f_AWVALID
|
,input wire [1 - 1 : 0 ] h2f_AWREADY
|
,input wire [1 - 1 : 0 ] h2f_AWREADY
|
,output wire [12 - 1 : 0 ] h2f_WID
|
,output wire [12 - 1 : 0 ] h2f_WID
|
,output wire [32 - 1 : 0 ] h2f_WDATA
|
,output wire [32 - 1 : 0 ] h2f_WDATA
|
,output wire [4 - 1 : 0 ] h2f_WSTRB
|
,output wire [4 - 1 : 0 ] h2f_WSTRB
|
,output wire [1 - 1 : 0 ] h2f_WLAST
|
,output wire [1 - 1 : 0 ] h2f_WLAST
|
,output wire [1 - 1 : 0 ] h2f_WVALID
|
,output wire [1 - 1 : 0 ] h2f_WVALID
|
,input wire [1 - 1 : 0 ] h2f_WREADY
|
,input wire [1 - 1 : 0 ] h2f_WREADY
|
,input wire [12 - 1 : 0 ] h2f_BID
|
,input wire [12 - 1 : 0 ] h2f_BID
|
,input wire [2 - 1 : 0 ] h2f_BRESP
|
,input wire [2 - 1 : 0 ] h2f_BRESP
|
,input wire [1 - 1 : 0 ] h2f_BVALID
|
,input wire [1 - 1 : 0 ] h2f_BVALID
|
,output wire [1 - 1 : 0 ] h2f_BREADY
|
,output wire [1 - 1 : 0 ] h2f_BREADY
|
,output wire [12 - 1 : 0 ] h2f_ARID
|
,output wire [12 - 1 : 0 ] h2f_ARID
|
,output wire [30 - 1 : 0 ] h2f_ARADDR
|
,output wire [30 - 1 : 0 ] h2f_ARADDR
|
,output wire [4 - 1 : 0 ] h2f_ARLEN
|
,output wire [4 - 1 : 0 ] h2f_ARLEN
|
,output wire [3 - 1 : 0 ] h2f_ARSIZE
|
,output wire [3 - 1 : 0 ] h2f_ARSIZE
|
,output wire [2 - 1 : 0 ] h2f_ARBURST
|
,output wire [2 - 1 : 0 ] h2f_ARBURST
|
,output wire [2 - 1 : 0 ] h2f_ARLOCK
|
,output wire [2 - 1 : 0 ] h2f_ARLOCK
|
,output wire [4 - 1 : 0 ] h2f_ARCACHE
|
,output wire [4 - 1 : 0 ] h2f_ARCACHE
|
,output wire [3 - 1 : 0 ] h2f_ARPROT
|
,output wire [3 - 1 : 0 ] h2f_ARPROT
|
,output wire [1 - 1 : 0 ] h2f_ARVALID
|
,output wire [1 - 1 : 0 ] h2f_ARVALID
|
,input wire [1 - 1 : 0 ] h2f_ARREADY
|
,input wire [1 - 1 : 0 ] h2f_ARREADY
|
,input wire [12 - 1 : 0 ] h2f_RID
|
,input wire [12 - 1 : 0 ] h2f_RID
|
,input wire [32 - 1 : 0 ] h2f_RDATA
|
,input wire [32 - 1 : 0 ] h2f_RDATA
|
,input wire [2 - 1 : 0 ] h2f_RRESP
|
,input wire [2 - 1 : 0 ] h2f_RRESP
|
,input wire [1 - 1 : 0 ] h2f_RLAST
|
,input wire [1 - 1 : 0 ] h2f_RLAST
|
,input wire [1 - 1 : 0 ] h2f_RVALID
|
,input wire [1 - 1 : 0 ] h2f_RVALID
|
,output wire [1 - 1 : 0 ] h2f_RREADY
|
,output wire [1 - 1 : 0 ] h2f_RREADY
|
);
|
);
|
|
|
|
|
cyclonev_hps_interface_clocks_resets clocks_resets(
|
cyclonev_hps_interface_clocks_resets clocks_resets(
|
.f2h_pending_rst_ack({
|
.f2h_pending_rst_ack({
|
1'b1 // 0:0
|
1'b1 // 0:0
|
})
|
})
|
,.f2h_warm_rst_req_n({
|
,.f2h_warm_rst_req_n({
|
1'b1 // 0:0
|
1'b1 // 0:0
|
})
|
})
|
,.f2h_dbg_rst_req_n({
|
,.f2h_dbg_rst_req_n({
|
1'b1 // 0:0
|
1'b1 // 0:0
|
})
|
})
|
,.h2f_rst_n({
|
,.h2f_rst_n({
|
h2f_rst_n[0:0] // 0:0
|
h2f_rst_n[0:0] // 0:0
|
})
|
})
|
,.f2h_cold_rst_req_n({
|
,.f2h_cold_rst_req_n({
|
1'b1 // 0:0
|
1'b1 // 0:0
|
})
|
})
|
);
|
);
|
|
|
|
|
cyclonev_hps_interface_dbg_apb debug_apb(
|
cyclonev_hps_interface_dbg_apb debug_apb(
|
.DBG_APB_DISABLE({
|
.DBG_APB_DISABLE({
|
1'b0 // 0:0
|
1'b0 // 0:0
|
})
|
})
|
,.P_CLK_EN({
|
,.P_CLK_EN({
|
1'b0 // 0:0
|
1'b0 // 0:0
|
})
|
})
|
);
|
);
|
|
|
|
|
cyclonev_hps_interface_tpiu_trace tpiu(
|
cyclonev_hps_interface_tpiu_trace tpiu(
|
.traceclk_ctl({
|
.traceclk_ctl({
|
1'b1 // 0:0
|
1'b1 // 0:0
|
})
|
})
|
);
|
);
|
|
|
|
|
cyclonev_hps_interface_boot_from_fpga boot_from_fpga(
|
cyclonev_hps_interface_boot_from_fpga boot_from_fpga(
|
.boot_from_fpga_ready({
|
.boot_from_fpga_ready({
|
1'b0 // 0:0
|
1'b0 // 0:0
|
})
|
})
|
,.boot_from_fpga_on_failure({
|
,.boot_from_fpga_on_failure({
|
1'b0 // 0:0
|
1'b0 // 0:0
|
})
|
})
|
,.bsel_en({
|
,.bsel_en({
|
1'b0 // 0:0
|
1'b0 // 0:0
|
})
|
})
|
,.csel_en({
|
,.csel_en({
|
1'b0 // 0:0
|
1'b0 // 0:0
|
})
|
})
|
,.csel({
|
,.csel({
|
2'b01 // 1:0
|
2'b01 // 1:0
|
})
|
})
|
,.bsel({
|
,.bsel({
|
3'b001 // 2:0
|
3'b001 // 2:0
|
})
|
})
|
);
|
);
|
|
|
|
|
cyclonev_hps_interface_fpga2hps fpga2hps(
|
cyclonev_hps_interface_fpga2hps fpga2hps(
|
.port_size_config({
|
.port_size_config({
|
2'b11 // 1:0
|
2'b11 // 1:0
|
})
|
})
|
);
|
);
|
|
|
|
|
cyclonev_hps_interface_hps2fpga hps2fpga(
|
cyclonev_hps_interface_hps2fpga hps2fpga(
|
.port_size_config({
|
.port_size_config({
|
2'b00 // 1:0
|
2'b00 // 1:0
|
})
|
})
|
,.arsize({
|
,.arsize({
|
h2f_ARSIZE[2:0] // 2:0
|
h2f_ARSIZE[2:0] // 2:0
|
})
|
})
|
,.wvalid({
|
,.wvalid({
|
h2f_WVALID[0:0] // 0:0
|
h2f_WVALID[0:0] // 0:0
|
})
|
})
|
,.rlast({
|
,.rlast({
|
h2f_RLAST[0:0] // 0:0
|
h2f_RLAST[0:0] // 0:0
|
})
|
})
|
,.clk({
|
,.clk({
|
h2f_axi_clk[0:0] // 0:0
|
h2f_axi_clk[0:0] // 0:0
|
})
|
})
|
,.rresp({
|
,.rresp({
|
h2f_RRESP[1:0] // 1:0
|
h2f_RRESP[1:0] // 1:0
|
})
|
})
|
,.arready({
|
,.arready({
|
h2f_ARREADY[0:0] // 0:0
|
h2f_ARREADY[0:0] // 0:0
|
})
|
})
|
,.arprot({
|
,.arprot({
|
h2f_ARPROT[2:0] // 2:0
|
h2f_ARPROT[2:0] // 2:0
|
})
|
})
|
,.araddr({
|
,.araddr({
|
h2f_ARADDR[29:0] // 29:0
|
h2f_ARADDR[29:0] // 29:0
|
})
|
})
|
,.bvalid({
|
,.bvalid({
|
h2f_BVALID[0:0] // 0:0
|
h2f_BVALID[0:0] // 0:0
|
})
|
})
|
,.arid({
|
,.arid({
|
h2f_ARID[11:0] // 11:0
|
h2f_ARID[11:0] // 11:0
|
})
|
})
|
,.bid({
|
,.bid({
|
h2f_BID[11:0] // 11:0
|
h2f_BID[11:0] // 11:0
|
})
|
})
|
,.arburst({
|
,.arburst({
|
h2f_ARBURST[1:0] // 1:0
|
h2f_ARBURST[1:0] // 1:0
|
})
|
})
|
,.arcache({
|
,.arcache({
|
h2f_ARCACHE[3:0] // 3:0
|
h2f_ARCACHE[3:0] // 3:0
|
})
|
})
|
,.awvalid({
|
,.awvalid({
|
h2f_AWVALID[0:0] // 0:0
|
h2f_AWVALID[0:0] // 0:0
|
})
|
})
|
,.wdata({
|
,.wdata({
|
h2f_WDATA[31:0] // 31:0
|
h2f_WDATA[31:0] // 31:0
|
})
|
})
|
,.rid({
|
,.rid({
|
h2f_RID[11:0] // 11:0
|
h2f_RID[11:0] // 11:0
|
})
|
})
|
,.rvalid({
|
,.rvalid({
|
h2f_RVALID[0:0] // 0:0
|
h2f_RVALID[0:0] // 0:0
|
})
|
})
|
,.wready({
|
,.wready({
|
h2f_WREADY[0:0] // 0:0
|
h2f_WREADY[0:0] // 0:0
|
})
|
})
|
,.awlock({
|
,.awlock({
|
h2f_AWLOCK[1:0] // 1:0
|
h2f_AWLOCK[1:0] // 1:0
|
})
|
})
|
,.bresp({
|
,.bresp({
|
h2f_BRESP[1:0] // 1:0
|
h2f_BRESP[1:0] // 1:0
|
})
|
})
|
,.arlen({
|
,.arlen({
|
h2f_ARLEN[3:0] // 3:0
|
h2f_ARLEN[3:0] // 3:0
|
})
|
})
|
,.awsize({
|
,.awsize({
|
h2f_AWSIZE[2:0] // 2:0
|
h2f_AWSIZE[2:0] // 2:0
|
})
|
})
|
,.awlen({
|
,.awlen({
|
h2f_AWLEN[3:0] // 3:0
|
h2f_AWLEN[3:0] // 3:0
|
})
|
})
|
,.bready({
|
,.bready({
|
h2f_BREADY[0:0] // 0:0
|
h2f_BREADY[0:0] // 0:0
|
})
|
})
|
,.awid({
|
,.awid({
|
h2f_AWID[11:0] // 11:0
|
h2f_AWID[11:0] // 11:0
|
})
|
})
|
,.rdata({
|
,.rdata({
|
h2f_RDATA[31:0] // 31:0
|
h2f_RDATA[31:0] // 31:0
|
})
|
})
|
,.awready({
|
,.awready({
|
h2f_AWREADY[0:0] // 0:0
|
h2f_AWREADY[0:0] // 0:0
|
})
|
})
|
,.arvalid({
|
,.arvalid({
|
h2f_ARVALID[0:0] // 0:0
|
h2f_ARVALID[0:0] // 0:0
|
})
|
})
|
,.wlast({
|
,.wlast({
|
h2f_WLAST[0:0] // 0:0
|
h2f_WLAST[0:0] // 0:0
|
})
|
})
|
,.awprot({
|
,.awprot({
|
h2f_AWPROT[2:0] // 2:0
|
h2f_AWPROT[2:0] // 2:0
|
})
|
})
|
,.awaddr({
|
,.awaddr({
|
h2f_AWADDR[29:0] // 29:0
|
h2f_AWADDR[29:0] // 29:0
|
})
|
})
|
,.wid({
|
,.wid({
|
h2f_WID[11:0] // 11:0
|
h2f_WID[11:0] // 11:0
|
})
|
})
|
,.awcache({
|
,.awcache({
|
h2f_AWCACHE[3:0] // 3:0
|
h2f_AWCACHE[3:0] // 3:0
|
})
|
})
|
,.arlock({
|
,.arlock({
|
h2f_ARLOCK[1:0] // 1:0
|
h2f_ARLOCK[1:0] // 1:0
|
})
|
})
|
,.awburst({
|
,.awburst({
|
h2f_AWBURST[1:0] // 1:0
|
h2f_AWBURST[1:0] // 1:0
|
})
|
})
|
,.rready({
|
,.rready({
|
h2f_RREADY[0:0] // 0:0
|
h2f_RREADY[0:0] // 0:0
|
})
|
})
|
,.wstrb({
|
,.wstrb({
|
h2f_WSTRB[3:0] // 3:0
|
h2f_WSTRB[3:0] // 3:0
|
})
|
})
|
);
|
);
|
|
|
|
|
cyclonev_hps_interface_fpga2sdram f2sdram(
|
cyclonev_hps_interface_fpga2sdram f2sdram(
|
.cfg_cport_rfifo_map({
|
.cfg_cport_rfifo_map({
|
18'b000000000000000000 // 17:0
|
18'b000000000000000000 // 17:0
|
})
|
})
|
,.cfg_axi_mm_select({
|
,.cfg_axi_mm_select({
|
6'b000000 // 5:0
|
6'b000000 // 5:0
|
})
|
})
|
,.cfg_wfifo_cport_map({
|
,.cfg_wfifo_cport_map({
|
16'b0000000000000000 // 15:0
|
16'b0000000000000000 // 15:0
|
})
|
})
|
,.cfg_cport_type({
|
,.cfg_cport_type({
|
12'b000000000000 // 11:0
|
12'b000000000000 // 11:0
|
})
|
})
|
,.cfg_rfifo_cport_map({
|
,.cfg_rfifo_cport_map({
|
16'b0000000000000000 // 15:0
|
16'b0000000000000000 // 15:0
|
})
|
})
|
,.cfg_port_width({
|
,.cfg_port_width({
|
12'b000000000000 // 11:0
|
12'b000000000000 // 11:0
|
})
|
})
|
,.cfg_cport_wfifo_map({
|
,.cfg_cport_wfifo_map({
|
18'b000000000000000000 // 17:0
|
18'b000000000000000000 // 17:0
|
})
|
})
|
);
|
);
|
|
|
endmodule
|
endmodule
|
|
|
|
|