Back to project
URL
https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 33
Rev 34
Line 166...
Line 166...
always @ ( * )
always @ ( * )
begin
begin
posedge_p = 1 'b0;
posedge_p = 1 'b0;
if ( ( rx_din ^ rx_sin) == 1 'b1)
if ( rx_din ^ rx_sin)
begin
begin
posedge_p = 1 'b1;
posedge_p = 1 'b1;
end
end
else
else
begin
begin
Line 603...
Line 603...
begin
begin
if ( control[ 2 : 0 ] != 3 'd7)
if ( control[ 2 : 0 ] != 3 'd7)
begin
begin
rx_data_flag <= { dta_timec_p[ 8 ] , dta_timec_p[ 7 ] , dta_timec_p[ 6 ] , dta_timec_p[ 5 ] , dta_timec_p[ 4 ] , dta_timec_p[ 3 ] , dta_timec_p[ 2 ] , dta_timec_p[ 1 ] , dta_timec_p[ 0 ] } ;
rx_data_flag <= { dta_timec_p[ 8 ] , dta_timec_p[ 7 ] , dta_timec_p[ 6 ] , dta_timec_p[ 5 ] , dta_timec_p[ 4 ] , dta_timec_p[ 3 ] , dta_timec_p[ 2 ] , dta_timec_p[ 1 ] , dta_timec_p[ 0 ] } ;
data <= dta_timec_p;
data <= { dta_timec_p[ 9 ] , dta_timec_p[ 8 ] , dta_timec_p[ 7 ] , dta_timec_p[ 6 ] , dta_timec_p[ 5 ] , dta_timec_p[ 4 ] , dta_timec_p[ 3 ] , dta_timec_p[ 2 ] , dta_timec_p[ 1 ] , dta_timec_p[ 0 ] } ;
data_l_r <= data;
data_l_r <= data;
last_is_control <= 1 'b0;
last_is_control <= 1 'b0;
last_is_data <= 1 'b1;
last_is_data <= 1 'b1;
last_is_timec <= 1 'b0;
last_is_timec <= 1 'b0;
last_was_control <= last_is_control;
last_was_control <= last_is_control;
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.